{"id":"https://openalex.org/W2905514142","doi":"https://doi.org/10.1109/ats.2018.00016","title":"Defect Analysis and Parallel March Test Algorithm for 3D Hybrid CMOS-Memristor Memory","display_name":"Defect Analysis and Parallel March Test Algorithm for 3D Hybrid CMOS-Memristor Memory","publication_year":2018,"publication_date":"2018-10-01","ids":{"openalex":"https://openalex.org/W2905514142","doi":"https://doi.org/10.1109/ats.2018.00016","mag":"2905514142"},"language":"en","primary_location":{"id":"doi:10.1109/ats.2018.00016","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats.2018.00016","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 27th Asian Test Symposium (ATS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100346801","display_name":"Peng Liu","orcid":"https://orcid.org/0000-0002-2329-502X"},"institutions":[{"id":"https://openalex.org/I139024713","display_name":"Guangdong University of Technology","ror":"https://ror.org/04azbjn80","country_code":"CN","type":"education","lineage":["https://openalex.org/I139024713"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Peng Liu","raw_affiliation_strings":["School of Computers, Guangdong University of Technology, China"],"affiliations":[{"raw_affiliation_string":"School of Computers, Guangdong University of Technology, China","institution_ids":["https://openalex.org/I139024713"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060755096","display_name":"Jigang Wu","orcid":"https://orcid.org/0000-0002-6470-9794"},"institutions":[{"id":"https://openalex.org/I139024713","display_name":"Guangdong University of Technology","ror":"https://ror.org/04azbjn80","country_code":"CN","type":"education","lineage":["https://openalex.org/I139024713"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jigang Wu","raw_affiliation_strings":["School of Computers, Guangdong University of Technology, China"],"affiliations":[{"raw_affiliation_string":"School of Computers, Guangdong University of Technology, China","institution_ids":["https://openalex.org/I139024713"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078944975","display_name":"Zhiqiang You","orcid":"https://orcid.org/0000-0001-9924-0685"},"institutions":[{"id":"https://openalex.org/I139024713","display_name":"Guangdong University of Technology","ror":"https://ror.org/04azbjn80","country_code":"CN","type":"education","lineage":["https://openalex.org/I139024713"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiqiang You","raw_affiliation_strings":["School of Computers, Guangdong University of Technology, China"],"affiliations":[{"raw_affiliation_string":"School of Computers, Guangdong University of Technology, China","institution_ids":["https://openalex.org/I139024713"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024937937","display_name":"Michael Elimu","orcid":null},"institutions":[{"id":"https://openalex.org/I16609230","display_name":"Hunan University","ror":"https://ror.org/05htk5m33","country_code":"CN","type":"education","lineage":["https://openalex.org/I16609230"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Michael Elimu","raw_affiliation_strings":["College of Computer Science and Electronic Engineering, Hunan University, China"],"affiliations":[{"raw_affiliation_string":"College of Computer Science and Electronic Engineering, Hunan University, China","institution_ids":["https://openalex.org/I16609230"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042452580","display_name":"Weizheng Wang","orcid":"https://orcid.org/0000-0002-5879-585X"},"institutions":[{"id":"https://openalex.org/I56934997","display_name":"Changsha University of Science and Technology","ror":"https://ror.org/03yph8055","country_code":"CN","type":"education","lineage":["https://openalex.org/I56934997"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weizheng Wang","raw_affiliation_strings":["College of Computer and Communication Engineering, Changsha University of Science and Technology, China"],"affiliations":[{"raw_affiliation_string":"College of Computer and Communication Engineering, Changsha University of Science and Technology, China","institution_ids":["https://openalex.org/I56934997"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037772300","display_name":"Shuo Cai","orcid":"https://orcid.org/0000-0003-4375-3187"},"institutions":[{"id":"https://openalex.org/I56934997","display_name":"Changsha University of Science and Technology","ror":"https://ror.org/03yph8055","country_code":"CN","type":"education","lineage":["https://openalex.org/I56934997"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shuo Cai","raw_affiliation_strings":["College of Computer and Communication Engineering, Changsha University of Science and Technology, China"],"affiliations":[{"raw_affiliation_string":"College of Computer and Communication Engineering, Changsha University of Science and Technology, China","institution_ids":["https://openalex.org/I56934997"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5100346801"],"corresponding_institution_ids":["https://openalex.org/I139024713"],"apc_list":null,"apc_paid":null,"fwci":0.3863,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.64687633,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"7","issue":null,"first_page":"25","last_page":"29"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.931708574295044},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7363663911819458},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6011253595352173},{"id":"https://openalex.org/keywords/memistor","display_name":"Memistor","score":0.4852256774902344},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4475180506706238},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44455793499946594},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.25247979164123535},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.24730956554412842},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18416810035705566},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16396471858024597}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.931708574295044},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7363663911819458},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6011253595352173},{"id":"https://openalex.org/C1895703","wikidata":"https://www.wikidata.org/wiki/Q6034938","display_name":"Memistor","level":4,"score":0.4852256774902344},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4475180506706238},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44455793499946594},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.25247979164123535},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.24730956554412842},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18416810035705566},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16396471858024597},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ats.2018.00016","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats.2018.00016","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 27th Asian Test Symposium (ATS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1516501267","https://openalex.org/W1578783943","https://openalex.org/W1971319818","https://openalex.org/W2117531486","https://openalex.org/W2125223858","https://openalex.org/W2148459029","https://openalex.org/W2165911664","https://openalex.org/W2293187644","https://openalex.org/W2466524429","https://openalex.org/W2624863671","https://openalex.org/W2761481358","https://openalex.org/W6677486673"],"related_works":["https://openalex.org/W3170109256","https://openalex.org/W2185262500","https://openalex.org/W1543954628","https://openalex.org/W4251693286","https://openalex.org/W4385367273","https://openalex.org/W2780290013","https://openalex.org/W2797315502","https://openalex.org/W2163054919","https://openalex.org/W4252977987","https://openalex.org/W3216217287"],"abstract_inverted_index":{"As":[0],"an":[1],"attractive":[2],"option":[3],"of":[4,29,87],"future":[5],"non-volatile":[6],"memories":[7],"(NVM),":[8],"resistive":[9],"random":[10],"access":[11],"memory":[12,47],"(RRAM)":[13],"has":[14],"attracted":[15],"more":[16],"attentions.":[17],"CMOS":[18],"Molecular":[19],"(CMOL)":[20],"architecture,":[21,75],"which":[22,76],"can":[23],"alleviate":[24],"the":[25,54,73,88],"sneak":[26],"path":[27],"problem":[28],"one":[30],"memristor":[31],"(1R)":[32],"crossbars":[33],"and":[34,63],"limit":[35],"its":[36],"power":[37],"consumption":[38],"in":[39,57],"1R":[40],"crossbars,":[41],"is":[42,70,92],"used":[43],"as":[44],"a":[45,58],"large-scale":[46],"system.":[48],"In":[49],"this":[50],"paper,":[51],"we":[52],"analyze":[53],"electrical":[55,82],"defects":[56],"CMOL":[59,74,104],"circuit":[60],"including":[61],"open":[62],"bridge.":[64],"A":[65],"parallel":[66],"March-like":[67],"test":[68,85,90,98],"algorithm":[69,91],"presented":[71],"for":[72,103],"covers":[77],"defined":[78],"faults":[79],"caused":[80],"by":[81],"defects.":[83],"The":[84],"time":[86],"proposed":[89],"reduced":[93],"significantly":[94],"compared":[95],"with":[96],"previous":[97],"algorithms":[99],"that":[100],"are":[101],"enhanced":[102],"architecture.":[105]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}