{"id":"https://openalex.org/W1537873009","doi":"https://doi.org/10.1109/iscas.2006.1692822","title":"Analysis and design of MCML gates with hysteresis","display_name":"Analysis and design of MCML gates with hysteresis","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W1537873009","doi":"https://doi.org/10.1109/iscas.2006.1692822","mag":"1537873009"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1692822","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692822","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029332458","display_name":"M. Alioto","orcid":null},"institutions":[{"id":"https://openalex.org/I102064193","display_name":"University of Siena","ror":"https://ror.org/01tevnk56","country_code":"IT","type":"education","lineage":["https://openalex.org/I102064193"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"M. Alioto","raw_affiliation_strings":["DII-Dipartimento di Ingegneria dell'Informazione, Universit\u00e0 di Siena, Siena, Italy","Dipt. di Ingegneria dell'Informazione, Univ. di Siena, Italy"],"affiliations":[{"raw_affiliation_string":"DII-Dipartimento di Ingegneria dell'Informazione, Universit\u00e0 di Siena, Siena, Italy","institution_ids":["https://openalex.org/I102064193"]},{"raw_affiliation_string":"Dipt. di Ingegneria dell'Informazione, Univ. di Siena, Italy","institution_ids":["https://openalex.org/I102064193"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003092391","display_name":"Luca Pancioni","orcid":"https://orcid.org/0000-0002-2502-9542"},"institutions":[{"id":"https://openalex.org/I102064193","display_name":"University of Siena","ror":"https://ror.org/01tevnk56","country_code":"IT","type":"education","lineage":["https://openalex.org/I102064193"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"L. Pancioni","raw_affiliation_strings":["DII-Dipartimento di Ingegneria dell'Informazione, Universit\u00e0 di Siena, Siena, Italy","Dipt. di Ingegneria dell'Informazione, Univ. di Siena, Italy"],"affiliations":[{"raw_affiliation_string":"DII-Dipartimento di Ingegneria dell'Informazione, Universit\u00e0 di Siena, Siena, Italy","institution_ids":["https://openalex.org/I102064193"]},{"raw_affiliation_string":"Dipt. di Ingegneria dell'Informazione, Univ. di Siena, Italy","institution_ids":["https://openalex.org/I102064193"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037997327","display_name":"S. Rocchi","orcid":"https://orcid.org/0000-0002-0076-1489"},"institutions":[{"id":"https://openalex.org/I102064193","display_name":"University of Siena","ror":"https://ror.org/01tevnk56","country_code":"IT","type":"education","lineage":["https://openalex.org/I102064193"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"S. Rocchi","raw_affiliation_strings":["DII-Dipartimento di Ingegneria dell'Informazione, Universit\u00e0 di Siena, Siena, Italy","Dipt. di Ingegneria dell'Informazione, Univ. di Siena, Italy"],"affiliations":[{"raw_affiliation_string":"DII-Dipartimento di Ingegneria dell'Informazione, Universit\u00e0 di Siena, Siena, Italy","institution_ids":["https://openalex.org/I102064193"]},{"raw_affiliation_string":"Dipt. di Ingegneria dell'Informazione, Univ. di Siena, Italy","institution_ids":["https://openalex.org/I102064193"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006110526","display_name":"Valerio Vignoli","orcid":"https://orcid.org/0000-0003-2509-6566"},"institutions":[{"id":"https://openalex.org/I102064193","display_name":"University of Siena","ror":"https://ror.org/01tevnk56","country_code":"IT","type":"education","lineage":["https://openalex.org/I102064193"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"V. Vignoli","raw_affiliation_strings":["DII-Dipartimento di Ingegneria dell'Informazione, Universit\u00e0 di Siena, Siena, Italy","Dipt. di Ingegneria dell'Informazione, Univ. di Siena, Italy"],"affiliations":[{"raw_affiliation_string":"DII-Dipartimento di Ingegneria dell'Informazione, Universit\u00e0 di Siena, Siena, Italy","institution_ids":["https://openalex.org/I102064193"]},{"raw_affiliation_string":"Dipt. di Ingegneria dell'Informazione, Univ. di Siena, Italy","institution_ids":["https://openalex.org/I102064193"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5029332458"],"corresponding_institution_ids":["https://openalex.org/I102064193"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.03779354,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"4","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/hysteresis","display_name":"Hysteresis","score":0.8182657361030579},{"id":"https://openalex.org/keywords/noise-margin","display_name":"Noise margin","score":0.8018389940261841},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.7054599523544312},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5858019590377808},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.5507029294967651},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5115259885787964},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4958084523677826},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4758698344230652},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.47324782609939575},{"id":"https://openalex.org/keywords/current-mode-logic","display_name":"Current-mode logic","score":0.4552331268787384},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4450306296348572},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3848225176334381},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.31325891613960266},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2690419554710388},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.18455100059509277},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.18184888362884521},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.13103607296943665},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.1183275580406189}],"concepts":[{"id":"https://openalex.org/C123299182","wikidata":"https://www.wikidata.org/wiki/Q190837","display_name":"Hysteresis","level":2,"score":0.8182657361030579},{"id":"https://openalex.org/C179499742","wikidata":"https://www.wikidata.org/wiki/Q1324892","display_name":"Noise margin","level":4,"score":0.8018389940261841},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.7054599523544312},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5858019590377808},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.5507029294967651},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5115259885787964},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4958084523677826},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4758698344230652},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.47324782609939575},{"id":"https://openalex.org/C2780295579","wikidata":"https://www.wikidata.org/wiki/Q5195108","display_name":"Current-mode logic","level":3,"score":0.4552331268787384},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4450306296348572},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3848225176334381},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31325891613960266},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2690419554710388},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.18455100059509277},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.18184888362884521},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.13103607296943665},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.1183275580406189},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2006.1692822","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692822","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:usiena-air.unisi.it:11365/33094","is_oa":false,"landing_page_url":"http://hdl.handle.net/11365/33094","pdf_url":null,"source":{"id":"https://openalex.org/S4377196319","display_name":"Use Siena air (University of Siena)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I102064193","host_organization_name":"University of Siena","host_organization_lineage":["https://openalex.org/I102064193"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8399999737739563}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1569638374","https://openalex.org/W2072569245","https://openalex.org/W2097154741","https://openalex.org/W2118575401","https://openalex.org/W2135286216","https://openalex.org/W2162501417","https://openalex.org/W2167482965","https://openalex.org/W4210947991","https://openalex.org/W4230728857"],"related_works":["https://openalex.org/W2134806353","https://openalex.org/W2136406454","https://openalex.org/W2791210919","https://openalex.org/W2743919194","https://openalex.org/W2142914495","https://openalex.org/W2757601177","https://openalex.org/W1941788997","https://openalex.org/W2082591327","https://openalex.org/W2511749978","https://openalex.org/W1558283416"],"abstract_inverted_index":{"In":[0],"this":[1,123],"paper,":[2],"hysteresis":[3,35,53,82,94,104],"is":[4,46,60,83,95,118],"exploited":[5],"to":[6,62],"improve":[7],"the":[8,22,32,37,43,55,64,76,107,111],"performance":[9,109],"of":[10,21,34,42,114,125],"positive":[11],"feedback":[12],"source":[13],"coupled":[14],"logic":[15,26,65],"circuits,":[16],"which":[17,67,117],"are":[18,85,129],"a":[19,40,72,88,119,133],"modification":[20],"traditional":[23],"MOS":[24],"current-mode":[25],"(MCML)":[27],"(Alioto,":[28],"2004).":[29],"To":[30],"understand":[31],"effect":[33],"on":[36,75,132],"DC":[38],"characteristics,":[39],"model":[41,50],"noise":[44,56],"margin":[45],"analytically":[47],"derived.":[48],"This":[49],"shows":[51,99],"that":[52,100],"improves":[54,106],"margin,":[57],"whose":[58],"increase":[59],"traded-off":[61],"reduce":[63],"swing,":[66],"in":[68,101,122],"turn":[69],"can":[70],"have":[71],"beneficial":[73],"impact":[74],"speed":[77,108],"performance.":[78],"Practical":[79],"cases":[80,103],"where":[81],"advantageous":[84],"identified,":[86],"and":[87,110],"comparison":[89],"with":[90],"PFSCL":[91,115],"gates":[92],"without":[93],"carried":[96],"out.":[97],"Analysis":[98],"such":[102],"significantly":[105],"power":[112],"efficiency":[113],"gates,":[116],"critical":[120],"aspect":[121],"kind":[124],"logic.":[126],"Simulation":[127],"results":[128],"presented":[130],"based":[131],"0.18-mum":[134],"CMOS":[135],"process":[136]},"counts_by_year":[{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}