{"id":"https://openalex.org/W2077066011","doi":"https://doi.org/10.1109/tvlsi.2015.2389260","title":"High-Density and High-Reliability Nonvolatile Field-Programmable Gate Array With Stacked 1D2R RRAM Array","display_name":"High-Density and High-Reliability Nonvolatile Field-Programmable Gate Array With Stacked 1D2R RRAM Array","publication_year":2015,"publication_date":"2015-01-27","ids":{"openalex":"https://openalex.org/W2077066011","doi":"https://doi.org/10.1109/tvlsi.2015.2389260","mag":"2077066011"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2015.2389260","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2389260","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091073331","display_name":"Kejie Huang","orcid":"https://orcid.org/0000-0003-3722-9979"},"institutions":[{"id":"https://openalex.org/I152815399","display_name":"Singapore University of Technology and Design","ror":"https://ror.org/05j6fvn87","country_code":"SG","type":"education","lineage":["https://openalex.org/I152815399"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Kejie Huang","raw_affiliation_strings":["Department of Engineering Product Design, Singapore University of Technology and Design, Singapore"],"affiliations":[{"raw_affiliation_string":"Department of Engineering Product Design, Singapore University of Technology and Design, Singapore","institution_ids":["https://openalex.org/I152815399"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100675943","display_name":"Rong Zhao","orcid":"https://orcid.org/0000-0002-2320-0326"},"institutions":[{"id":"https://openalex.org/I152815399","display_name":"Singapore University of Technology and Design","ror":"https://ror.org/05j6fvn87","country_code":"SG","type":"education","lineage":["https://openalex.org/I152815399"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Rong Zhao","raw_affiliation_strings":["Department of Engineering Product Design, Singapore University of Technology and Design, Singapore"],"affiliations":[{"raw_affiliation_string":"Department of Engineering Product Design, Singapore University of Technology and Design, Singapore","institution_ids":["https://openalex.org/I152815399"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101414693","display_name":"Wei He","orcid":"https://orcid.org/0000-0002-9289-1888"},"institutions":[{"id":"https://openalex.org/I115228651","display_name":"Agency for Science, Technology and Research","ror":"https://ror.org/036wvzt09","country_code":"SG","type":"government","lineage":["https://openalex.org/I115228651"]},{"id":"https://openalex.org/I144291393","display_name":"Data Storage Institute","ror":"https://ror.org/03k5xes38","country_code":"SG","type":"facility","lineage":["https://openalex.org/I115228651","https://openalex.org/I144291393"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Wei He","raw_affiliation_strings":["Data Storage Institute, Agency for Science, Technology and Research, Singapore"],"affiliations":[{"raw_affiliation_string":"Data Storage Institute, Agency for Science, Technology and Research, Singapore","institution_ids":["https://openalex.org/I144291393","https://openalex.org/I115228651"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061924587","display_name":"Yong Lian","orcid":"https://orcid.org/0000-0002-5289-5219"},"institutions":[{"id":"https://openalex.org/I192455969","display_name":"York University","ror":"https://ror.org/05fq50484","country_code":"CA","type":"education","lineage":["https://openalex.org/I192455969"]},{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["CA","SG"],"is_corresponding":false,"raw_author_name":"Yong Lian","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Lassonde School of Engineering, York University, Toronto, ON, Canada","National University of Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Lassonde School of Engineering, York University, Toronto, ON, Canada","institution_ids":["https://openalex.org/I192455969"]},{"raw_affiliation_string":"National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5091073331"],"corresponding_institution_ids":["https://openalex.org/I152815399"],"apc_list":null,"apc_paid":null,"fwci":2.3674,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.89616206,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"24","issue":"1","first_page":"139","last_page":"150"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.7985289692878723},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7606011629104614},{"id":"https://openalex.org/keywords/standby-power","display_name":"Standby power","score":0.6785058975219727},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.624337375164032},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.586419939994812},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.5665326714515686},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5379043817520142},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46212148666381836},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4482802748680115},{"id":"https://openalex.org/keywords/data-retention","display_name":"Data retention","score":0.43577277660369873},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4305557906627655},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.4241173267364502},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.41012075543403625},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3658931255340576},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3368474841117859},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.29227131605148315},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.14811760187149048}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.7985289692878723},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7606011629104614},{"id":"https://openalex.org/C7140552","wikidata":"https://www.wikidata.org/wiki/Q1366402","display_name":"Standby power","level":3,"score":0.6785058975219727},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.624337375164032},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.586419939994812},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.5665326714515686},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5379043817520142},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46212148666381836},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4482802748680115},{"id":"https://openalex.org/C2780866740","wikidata":"https://www.wikidata.org/wiki/Q5227345","display_name":"Data retention","level":2,"score":0.43577277660369873},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4305557906627655},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.4241173267364502},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.41012075543403625},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3658931255340576},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3368474841117859},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29227131605148315},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.14811760187149048},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2015.2389260","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2389260","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":66,"referenced_works":["https://openalex.org/W624406738","https://openalex.org/W1486063756","https://openalex.org/W1523051745","https://openalex.org/W1524957862","https://openalex.org/W1549725729","https://openalex.org/W1904881491","https://openalex.org/W1977773606","https://openalex.org/W1979979239","https://openalex.org/W1988427076","https://openalex.org/W1994641942","https://openalex.org/W1997388392","https://openalex.org/W2005602803","https://openalex.org/W2028181301","https://openalex.org/W2035942663","https://openalex.org/W2040094671","https://openalex.org/W2042525997","https://openalex.org/W2050355798","https://openalex.org/W2051736202","https://openalex.org/W2052239558","https://openalex.org/W2054420235","https://openalex.org/W2060200112","https://openalex.org/W2062644031","https://openalex.org/W2070600595","https://openalex.org/W2076613578","https://openalex.org/W2076729972","https://openalex.org/W2082974756","https://openalex.org/W2086709250","https://openalex.org/W2089561452","https://openalex.org/W2090974928","https://openalex.org/W2096081335","https://openalex.org/W2098095072","https://openalex.org/W2102255233","https://openalex.org/W2104331782","https://openalex.org/W2105011467","https://openalex.org/W2118995854","https://openalex.org/W2120544688","https://openalex.org/W2124752818","https://openalex.org/W2124966262","https://openalex.org/W2125469204","https://openalex.org/W2126903098","https://openalex.org/W2132836196","https://openalex.org/W2137265220","https://openalex.org/W2137769675","https://openalex.org/W2139580250","https://openalex.org/W2142737439","https://openalex.org/W2152106591","https://openalex.org/W2155925776","https://openalex.org/W2168972302","https://openalex.org/W2407083426","https://openalex.org/W2526202524","https://openalex.org/W2539856142","https://openalex.org/W3145398211","https://openalex.org/W3146544365","https://openalex.org/W4205337721","https://openalex.org/W4206262605","https://openalex.org/W4233309187","https://openalex.org/W4248081385","https://openalex.org/W6632791987","https://openalex.org/W6649860485","https://openalex.org/W6675347859","https://openalex.org/W6675910268","https://openalex.org/W6678466197","https://openalex.org/W6683119315","https://openalex.org/W6684474170","https://openalex.org/W6728840518","https://openalex.org/W7045235261"],"related_works":["https://openalex.org/W2182823075","https://openalex.org/W3162986816","https://openalex.org/W2185135835","https://openalex.org/W1966671390","https://openalex.org/W2027465218","https://openalex.org/W2121539644","https://openalex.org/W2788600543","https://openalex.org/W2246445978","https://openalex.org/W4319439883","https://openalex.org/W305831707"],"abstract_inverted_index":{"The":[0,74],"huge":[1],"area":[2],"overhead":[3],"of":[4,9,39,113,151],"the":[5,10,36,40,71,89,92,111,138,147,152,160,165,172,181,194,198,204],"interconnect":[6],"is":[7,35],"one":[8,93],"critical":[11,33],"issues":[12,112],"in":[13,24,70],"static":[14],"random":[15,54],"access":[16,55],"memory":[17,56],"(SRAM)-based":[18],"field-programmable":[19],"gate":[20],"arrays":[21],"(FPGAs),":[22],"resulting":[23],"high":[25,45,60,116,120],"power":[26,66],"consumption":[27],"and":[28,49,63,102,119,141,159],"slow":[29],"operation":[30,182,190],"speed.":[31],"Another":[32],"issue":[34],"volatile":[37],"feature":[38],"SRAM,":[41],"which":[42],"leads":[43],"to":[44,87,97,136],"standby":[46,65],"leakage":[47,122],"current":[48],"long":[50],"power-ON":[51],"time.":[52],"Resistive":[53],"(RRAM)":[57],"with":[58,171,186,193,211],"a":[59,129,187],"resistance":[61],"ratio":[62],"zero":[64],"possesses":[67],"great":[68],"potential":[69],"FPGA":[72,161],"applications.":[73],"conventional":[75,173,195],"RRAM-based":[76],"nonvolatile":[77],"FPGAs":[78],"(NVFPGAs)":[79],"may":[80,108],"use":[81],"one-transistor":[82],"2-RRAM":[83],"(1T2R)":[84],"storage":[85],"element":[86,131,167],"replace":[88,98,137],"SRAM":[90],"or":[91],"RRAM":[94],"(1R)":[95],"cell":[96],"both":[99],"nMOS":[100,139],"switch":[101,140,157],"SRAM.":[103,145],"However,":[104],"those":[105],"NVFPGA":[106],"schemes":[107],"suffer":[109],"from":[110],"low":[114],"reliability,":[115],"configuration":[117],"power,":[118],"active":[121],"power.":[123,191,218],"In":[124],"this":[125],"paper,":[126],"we":[127],"propose":[128],"novel":[130,148,177],"[one-diode":[132],"two-RRAM":[133],"(1D2R)":[134],"cells]":[135],"6":[142],"Transistors":[143],"(6T)":[144],"Meanwhile,":[146],"block":[149],"structures":[150],"logic":[153],"block,":[154,156,158],"connection":[155],"architecture":[162],"based":[163],"on":[164],"1D2R":[166],"are":[168],"proposed.":[169],"Compared":[170,192],"1T2R-based":[174],"NVFPGA,":[175,197],"our":[176],"structure":[178],"could":[179,201],"improve":[180],"speed":[183],"by":[184,208],"53%":[185],"40.5%":[188],"lower":[189,216],"1R-based":[196],"proposed":[199],"scheme":[200],"greatly":[202],"reduce":[203],"write":[205,217],"error":[206],"rate":[207],"eight":[209],"orders":[210],"more":[212],"than":[213],"20":[214],"times":[215]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}