{"id":"https://openalex.org/W2089764054","doi":"https://doi.org/10.1145/1101868.1101875","title":"SH-X","display_name":"SH-X","publication_year":2004,"publication_date":"2004-09-29","ids":{"openalex":"https://openalex.org/W2089764054","doi":"https://doi.org/10.1145/1101868.1101875","mag":"2089764054"},"language":"en","primary_location":{"id":"doi:10.1145/1101868.1101875","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1101868.1101875","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112732930","display_name":"F. Arakawa","orcid":null},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"F. Arakawa","raw_affiliation_strings":["Hitachi Ltd., Central Research Laboratory, Tokyo Japan","Hitachi, Ltd., Central Research Laboratory, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Hitachi Ltd., Central Research Laboratory, Tokyo Japan","institution_ids":["https://openalex.org/I65143321"]},{"raw_affiliation_string":"Hitachi, Ltd., Central Research Laboratory, Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010897098","display_name":"Masatoshi Ishikawa","orcid":"https://orcid.org/0000-0002-6096-830X"},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Ishikawa","raw_affiliation_strings":["Hitachi Ltd., Central Research Laboratory, Tokyo Japan","Hitachi, Ltd., Central Research Laboratory, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Hitachi Ltd., Central Research Laboratory, Tokyo Japan","institution_ids":["https://openalex.org/I65143321"]},{"raw_affiliation_string":"Hitachi, Ltd., Central Research Laboratory, Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046846558","display_name":"Yuki Kondo","orcid":null},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Kondo","raw_affiliation_strings":["Hitachi Ltd., Central Research Laboratory, Tokyo Japan","Hitachi, Ltd., Central Research Laboratory, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Hitachi Ltd., Central Research Laboratory, Tokyo Japan","institution_ids":["https://openalex.org/I65143321"]},{"raw_affiliation_string":"Hitachi, Ltd., Central Research Laboratory, Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109215442","display_name":"T. Kamei","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Kamei","raw_affiliation_strings":["Renesas Technology Corporation, Tokyo Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Technology Corporation, Tokyo Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006101432","display_name":"M. Ozawa","orcid":null},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Ozawa","raw_affiliation_strings":["Hitachi Ltd., Central Research Laboratory, Tokyo Japan","Hitachi, Ltd., Central Research Laboratory, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Hitachi Ltd., Central Research Laboratory, Tokyo Japan","institution_ids":["https://openalex.org/I65143321"]},{"raw_affiliation_string":"Hitachi, Ltd., Central Research Laboratory, Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040779918","display_name":"Osamu Nishii","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"O. Nishii","raw_affiliation_strings":["SuperH (Japan), Ltd., Tokyo Japan"],"affiliations":[{"raw_affiliation_string":"SuperH (Japan), Ltd., Tokyo Japan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013215924","display_name":"Toshihiro Hattori","orcid":"https://orcid.org/0000-0001-8763-1742"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"T. Hattori","raw_affiliation_strings":["SuperH (Japan), Ltd., Tokyo Japan"],"affiliations":[{"raw_affiliation_string":"SuperH (Japan), Ltd., Tokyo Japan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5112732930"],"corresponding_institution_ids":["https://openalex.org/I65143321"],"apc_list":null,"apc_paid":null,"fwci":1.0532,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.7628866,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":98},"biblio":{"volume":"33","issue":"3","first_page":"33","last_page":"40"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/standby-power","display_name":"Standby power","score":0.783122181892395},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.7565063834190369},{"id":"https://openalex.org/keywords/media-processor","display_name":"Media processor","score":0.6600069403648376},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6458780169487},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6410335898399353},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.619443416595459},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5138152241706848},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5007400512695312},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4593387842178345},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4473525583744049},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.44366562366485596},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.25416064262390137},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24819770455360413},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.23990434408187866},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.2208474576473236},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16759660840034485},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1016022264957428}],"concepts":[{"id":"https://openalex.org/C7140552","wikidata":"https://www.wikidata.org/wiki/Q1366402","display_name":"Standby power","level":3,"score":0.783122181892395},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.7565063834190369},{"id":"https://openalex.org/C52027705","wikidata":"https://www.wikidata.org/wiki/Q6805986","display_name":"Media processor","level":4,"score":0.6600069403648376},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6458780169487},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6410335898399353},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.619443416595459},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5138152241706848},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5007400512695312},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4593387842178345},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4473525583744049},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.44366562366485596},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.25416064262390137},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24819770455360413},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.23990434408187866},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.2208474576473236},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16759660840034485},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1016022264957428}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1101868.1101875","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1101868.1101875","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.800000011920929}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1527183359","https://openalex.org/W1541963660","https://openalex.org/W1543462607","https://openalex.org/W1551025518","https://openalex.org/W1554383954","https://openalex.org/W1595098459","https://openalex.org/W1602071261","https://openalex.org/W2102078243","https://openalex.org/W2116650588","https://openalex.org/W2135885231","https://openalex.org/W2414151390","https://openalex.org/W2968709555","https://openalex.org/W3146531871","https://openalex.org/W3217184010","https://openalex.org/W4250864224"],"related_works":["https://openalex.org/W2060406996","https://openalex.org/W2039755656","https://openalex.org/W2754076360","https://openalex.org/W2001835543","https://openalex.org/W2089764054","https://openalex.org/W4231506766","https://openalex.org/W2060837720","https://openalex.org/W1971444903","https://openalex.org/W2005339028","https://openalex.org/W2351397172"],"abstract_inverted_index":{"A":[0,58],"SuperH\u2122":[1],"embedded":[2],"processor":[3,77],"core":[4],"SH-X":[5],"implemented":[6],"in":[7],"a":[8,23,33,63,72,82],"130-nm":[9],"CMOS":[10],"process":[11],"running":[12],"at":[13,22,94],"400":[14],"MHz":[15],"achieved":[16],"720":[17],"MIPS":[18],"and":[19,71,87,105],"2.8":[20],"GFLOPS":[21],"power":[24],"of":[25,43,66,81,85],"250":[26],"mW":[27],"under":[28],"worst-case":[29],"conditions.":[30],"It":[31],"has":[32],"dual-issue":[34],"seven-stage":[35],"pipeline":[36],"architecture,":[37],"but":[38],"reaches":[39],"the":[40,44,79,95],"1.8":[41],"MIPS/MHz":[42],"previous":[45],"five-stage":[46],"processor.":[47],"The":[48,76],"on-chip":[49],"memory":[50],"configuration":[51],"is":[52,88],"tuned":[53],"for":[54,90],"digital":[55,91,102],"consumer":[56,96],"appliances.":[57],"new":[59],"resume-standby":[60],"mode":[61],"enables":[62],"standby":[64],"current":[65],"less":[67],"than":[68],"100,":[69],"\u03bcA":[70],"3-ms":[73],"recovery":[74],"time.":[75],"meets":[78],"requirements":[80],"wide":[83],"range":[84],"applications,":[86],"suitable":[89],"appliances":[92],"aimed":[93],"market,":[97],"such":[98],"as":[99],"cellular":[100],"phones,":[101],"still/video":[103],"cameras,":[104],"car":[106],"navigation":[107],"systems.":[108]},"counts_by_year":[{"year":2012,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}