{"id":"https://openalex.org/W4407774782","doi":"https://doi.org/10.1145/3711129.3711248","title":"Boot process of RISC-V multi-core heterogeneous SoC integrated with eFPGA","display_name":"Boot process of RISC-V multi-core heterogeneous SoC integrated with eFPGA","publication_year":2024,"publication_date":"2024-10-18","ids":{"openalex":"https://openalex.org/W4407774782","doi":"https://doi.org/10.1145/3711129.3711248"},"language":"en","primary_location":{"id":"doi:10.1145/3711129.3711248","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3711129.3711248","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2024 8th International Conference on Electronic Information Technology and Computer Engineering","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Po Gao","orcid":"https://orcid.org/0009-0007-1712-7410"},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Po Gao","raw_affiliation_strings":["Beijing Smartchip Microelectronics Technology Co., Ltd., Beijing, China"],"raw_orcid":"https://orcid.org/0009-0007-1712-7410","affiliations":[{"raw_affiliation_string":"Beijing Smartchip Microelectronics Technology Co., Ltd., Beijing, China","institution_ids":["https://openalex.org/I4210089056"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Yanxin Zhang","orcid":"https://orcid.org/0009-0007-7846-0313"},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yanxin Zhang","raw_affiliation_strings":["Beijing Smartchip Microelectronics Technology Co., Ltd., Beijing, China"],"raw_orcid":"https://orcid.org/0009-0007-7846-0313","affiliations":[{"raw_affiliation_string":"Beijing Smartchip Microelectronics Technology Co., Ltd., Beijing, China","institution_ids":["https://openalex.org/I4210089056"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Lang Tan","orcid":"https://orcid.org/0009-0003-5411-8442"},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lang Tan","raw_affiliation_strings":["Beijing Smartchip Microelectronics Technology Co., Ltd., Beijing, China"],"raw_orcid":"https://orcid.org/0009-0003-5411-8442","affiliations":[{"raw_affiliation_string":"Beijing Smartchip Microelectronics Technology Co., Ltd., Beijing, China","institution_ids":["https://openalex.org/I4210089056"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Lixin Yang","orcid":"https://orcid.org/0009-0002-7559-9532"},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lixin Yang","raw_affiliation_strings":["Beijing Smartchip Microelectronics Technology Co., Ltd., Beijing, China"],"raw_orcid":"https://orcid.org/0009-0002-7559-9532","affiliations":[{"raw_affiliation_string":"Beijing Smartchip Microelectronics Technology Co., Ltd., Beijing, China","institution_ids":["https://openalex.org/I4210089056"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Bin Niu","orcid":"https://orcid.org/0009-0000-3894-0768"},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Bin Niu","raw_affiliation_strings":["Beijing Smartchip Microelectronics Technology Co., Ltd., Beijing, China"],"raw_orcid":"https://orcid.org/0009-0000-3894-0768","affiliations":[{"raw_affiliation_string":"Beijing Smartchip Microelectronics Technology Co., Ltd., Beijing, China","institution_ids":["https://openalex.org/I4210089056"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011818141","display_name":"Shengli Yan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shengli Yan","raw_affiliation_strings":["Beijing Smartchip Microelectronics Technology Co., Ltd., Beijing, China"],"raw_orcid":"https://orcid.org/0009-0001-5160-9356","affiliations":[{"raw_affiliation_string":"Beijing Smartchip Microelectronics Technology Co., Ltd., Beijing, China","institution_ids":["https://openalex.org/I4210089056"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100712057","display_name":"Dejian Li","orcid":"https://orcid.org/0009-0001-0547-2264"},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dejian Li","raw_affiliation_strings":["Beijing Smartchip Microelectronics Technology Co., Ltd., Beijing, China","School of Integrated Circuits, Tsinghua University, Beijing, China"],"raw_orcid":"https://orcid.org/0009-0001-0547-2264","affiliations":[{"raw_affiliation_string":"Beijing Smartchip Microelectronics Technology Co., Ltd., Beijing, China","institution_ids":["https://openalex.org/I4210089056"]},{"raw_affiliation_string":"School of Integrated Circuits, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100356864","display_name":"Zhihua Wang","orcid":"https://orcid.org/0000-0001-6567-0759"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhihua Wang","raw_affiliation_strings":["School of Integrated Circuits, Tsinghua University, Beijing, China"],"raw_orcid":"https://orcid.org/0000-0001-6567-0759","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210089056"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.29744866,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"698","last_page":"704"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9704999923706055,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9704999923706055,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9666000008583069,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9068999886512756,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6039240956306458},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.563544511795044},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5394336581230164},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.4902801811695099},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4459289014339447},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38410189747810364},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33719053864479065},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2876790761947632},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.1922300159931183}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6039240956306458},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.563544511795044},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5394336581230164},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.4902801811695099},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4459289014339447},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38410189747810364},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33719053864479065},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2876790761947632},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.1922300159931183}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3711129.3711248","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3711129.3711248","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2024 8th International Conference on Electronic Information Technology and Computer Engineering","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6700000166893005}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2035206467","https://openalex.org/W2512308948","https://openalex.org/W2036806516","https://openalex.org/W1967394420","https://openalex.org/W2565425548","https://openalex.org/W2068921804","https://openalex.org/W2392009442","https://openalex.org/W2087695844","https://openalex.org/W1993387723","https://openalex.org/W2154106283"],"abstract_inverted_index":{"The":[0,24,91],"RISC-V":[1],"multi-core":[2],"heterogeneous":[3],"SOC":[4],"has":[5,28,38],"five":[6],"harts":[7],"that":[8,95],"divided":[9],"into":[10],"three":[11,82],"clusters,":[12],"and":[13,20,41,55,68,75,81,120,127],"integrates":[14],"an":[15],"eFPGA.":[16],"Inter-cluster":[17],"is":[18,22],"asymmetric-multiprocessor":[19],"intra-cluster":[21],"symmetric-multiprocessor.":[23],"SoC":[25,67],"not":[26],"only":[27],"the":[29,39,51,57,63,96,109,115,125],"powerful":[30],"computing":[31],"ability":[32,44],"of":[33,45,53,66,112,118,129],"general":[34],"CPU,":[35],"but":[36],"also":[37,49],"scalability":[40],"parallel":[42],"processing":[43],"FPGA.":[46],"But":[47],"it":[48],"makes":[50],"process":[52,98],"loading":[54],"launching":[56],"firmware":[58],"extremely":[59],"complicated.":[60],"According":[61],"to":[62,84,124],"hardware":[64],"architecture":[65],"possible":[69],"use":[70,128],"scenarios,":[71],"four":[72],"basic":[73],"bare-metal":[74],"operating":[76],"system":[77],"combination":[78],"boot":[79,97,104],"schemes":[80,105],"methods":[83],"load":[85],"eFPGA":[86],"executable":[87],"files":[88],"are":[89,121],"designed.":[90],"actual":[92],"test":[93],"shows":[94],"can":[99],"work":[100],"as":[101],"expected.":[102],"These":[103],"cover":[106],"almost":[107],"all":[108],"usage":[110],"scenario":[111],"SoC,":[113,119],"expand":[114],"application":[116],"range":[117],"more":[122],"conducive":[123],"popularization":[126],"SoC.":[130]},"counts_by_year":[],"updated_date":"2025-12-21T01:58:51.020947","created_date":"2025-10-10T00:00:00"}