{"id":"https://openalex.org/W2037737643","doi":"https://doi.org/10.1145/640000.640031","title":"An integrated floorplanning with an efficient buffer planning algorithm","display_name":"An integrated floorplanning with an efficient buffer planning algorithm","publication_year":2003,"publication_date":"2003-04-06","ids":{"openalex":"https://openalex.org/W2037737643","doi":"https://doi.org/10.1145/640000.640031","mag":"2037737643"},"language":"en","primary_location":{"id":"doi:10.1145/640000.640031","is_oa":false,"landing_page_url":"https://doi.org/10.1145/640000.640031","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 international symposium on Physical design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102025379","display_name":"Yuchun Ma","orcid":"https://orcid.org/0000-0003-3160-6681"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yuchun Ma","raw_affiliation_strings":["Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111768666","display_name":"Xianlong Hong","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xianlong Hong","raw_affiliation_strings":["Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110234701","display_name":"Sheqin Dong","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Sheqin Dong","raw_affiliation_strings":["Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100423614","display_name":"Song Chen","orcid":"https://orcid.org/0000-0003-0341-3428"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Song Chen","raw_affiliation_strings":["Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100894724","display_name":"Yici Cai","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yici Cai","raw_affiliation_strings":["Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039615312","display_name":"Chung\u2010Kuan Cheng","orcid":"https://orcid.org/0000-0002-9865-8390"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. K. Cheng","raw_affiliation_strings":["University of California, San Diego CA","University of California-San-Diego, CA"],"affiliations":[{"raw_affiliation_string":"University of California, San Diego CA","institution_ids":["https://openalex.org/I36258959"]},{"raw_affiliation_string":"University of California-San-Diego, CA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100370048","display_name":"Jun Gu","orcid":"https://orcid.org/0009-0007-4966-7630"},"institutions":[{"id":"https://openalex.org/I200769079","display_name":"Hong Kong University of Science and Technology","ror":"https://ror.org/00q4vv597","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]},{"id":"https://openalex.org/I889458895","display_name":"University of Hong Kong","ror":"https://ror.org/02zhqgq86","country_code":"HK","type":"education","lineage":["https://openalex.org/I889458895"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Jun Gu","raw_affiliation_strings":["Science & Technology University of Hong Kong"],"affiliations":[{"raw_affiliation_string":"Science & Technology University of Hong Kong","institution_ids":["https://openalex.org/I200769079","https://openalex.org/I889458895"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5102025379"],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":4.2496,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.94094342,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"136","last_page":"142"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.9690804481506348},{"id":"https://openalex.org/keywords/buffer","display_name":"Buffer (optical fiber)","score":0.8371655941009521},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.7929502129554749},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7055112719535828},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5472429394721985},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5314034223556519},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4657400846481323},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.40917861461639404},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.38774874806404114},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23954075574874878},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.14056533575057983},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13678979873657227},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08743476867675781}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.9690804481506348},{"id":"https://openalex.org/C145018004","wikidata":"https://www.wikidata.org/wiki/Q4985944","display_name":"Buffer (optical fiber)","level":2,"score":0.8371655941009521},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.7929502129554749},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7055112719535828},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5472429394721985},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5314034223556519},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4657400846481323},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.40917861461639404},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.38774874806404114},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23954075574874878},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.14056533575057983},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13678979873657227},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08743476867675781},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/640000.640031","is_oa":false,"landing_page_url":"https://doi.org/10.1145/640000.640031","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 international symposium on Physical design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.596.2378","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.596.2378","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2003/ispd03/pdffiles/08_2.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7699999809265137,"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W184288916","https://openalex.org/W1966624478","https://openalex.org/W1984588379","https://openalex.org/W1997797456","https://openalex.org/W2008039034","https://openalex.org/W2048312633","https://openalex.org/W2127012874","https://openalex.org/W2153593246","https://openalex.org/W2171938271","https://openalex.org/W2180394037","https://openalex.org/W6641894288"],"related_works":["https://openalex.org/W3015761757","https://openalex.org/W96081925","https://openalex.org/W2102616729","https://openalex.org/W2117901445","https://openalex.org/W2946007965","https://openalex.org/W4256007160","https://openalex.org/W4205135025","https://openalex.org/W2094042791","https://openalex.org/W3153286430","https://openalex.org/W1535529518"],"abstract_inverted_index":{"Previous":[0],"works":[1],"on":[2,8,90],"buffer":[3,23,29,42,53,73,105,121],"planning":[4,30,43,122],"are":[5],"mainly":[6],"based":[7,89],"fixed":[9],"die":[10],"placement.":[11],"It":[12],"is":[13,88,96,110],"necessary":[14],"to":[15,26],"reduce":[16],"the":[17,21,28,32,51,63,70,72,83,116],"complexity":[18,47],"of":[19],"computing":[20,49],"feasible":[22,52],"insertion":[24,54,106],"sites":[25,55],"integrate":[27],"with":[31,45,120],"floorplanning":[33,84,117],"process.":[34,85],"In":[35],"this":[36],"paper,":[37],"we":[38],"give":[39],"an":[40,79],"efficient":[41],"algorithm":[44,118],"linear":[46],"by":[48],"all":[50,62],"in":[56,82,125],"a":[57,91],"2-step":[58],"method.":[59],"By":[60],"partitioning":[61],"dead":[64],"spaces":[65],"into":[66,98],"blocks":[67],"while":[68],"doing":[69],"packing,":[71],"allocation":[74],"can":[75,123],"be":[76],"handled":[77],"as":[78],"integral":[80],"part":[81],"Our":[86],"method":[87],"simulated":[92],"annealing":[93],"approach":[94],"which":[95],"divided":[97],"two":[99],"phases:":[100],"timing":[101],"optimization":[102],"phase":[103],"and":[104,129],"phase.":[107],"Since":[108],"there":[109],"more":[111],"freedom":[112],"for":[113],"floorplan":[114],"optimization,":[115],"integrated":[119],"result":[124],"better":[126],"time":[127],"performance":[128],"chip":[130],"area.":[131]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}