default search action
PACT 2011: Galveston, TX, USA
- Lawrence Rauchwerger, Vivek Sarkar:
2011 International Conference on Parallel Architectures and Compilation Techniques, PACT 2011, Galveston, TX, USA, October 10-14, 2011. IEEE Computer Society 2011, ISBN 978-1-4577-1794-9
Scheduling
- Hans Vandierendonck
, George Tzenakis, Dimitrios S. Nikolopoulos
A Unified Scheduler for Recursive and Task Dataflow Parallelism. 1-11 - Kishore Kumar Pusukuri, Rajiv Gupta
No More Backstabbing... A Faithful Scheduling Policy for Multithreaded Programs. 12-21 - Daniel Sánchez, David Lo, Richard M. Yoo, Jeremy Sugerman, Christos Kozyrakis:
Dynamic Fine-Grain Scheduling of Pipeline Parallelism. 22-32
Coherence
- Hongzhou Zhao, Arrvindh Shriraman, Sandhya Dwarkadas
SPATL: Honey, I Shrunk the Coherence Directory. 33-44 - Hemayet Hossain, Sandhya Dwarkadas
POPS: Coherence Protocol Optimization for Both Private and Shared Data. 45-55 - Jun Lee, Jungwon Kim, Junghyun Kim, Sangmin Seo, Jaejin Lee:
An OpenCL Framework for Homogeneous Manycores with No Hardware Cache Coherence. 56-67
High-Level Programming Frameworks
- Bin Ren, Gagan Agrawal:
Compiling Dynamic Data Structures in Python to Enable the Use of Multi-core and Many-core Libraries. 68-77 - Sungpack Hong, Tayo Oguntebi, Kunle Olukotun:
Efficient Parallel Graph Exploration on Multi-Core CPU and GPU. 78-88 - Kevin J. Brown, Arvind K. Sujeeth, HyoukJoong Lee, Tiark Rompf, Hassan Chafi, Martin Odersky, Kunle Olukotun:
A Heterogeneous Parallel Framework for Domain-Specific Languages. 89-100
Power Efficiency
- Ganesh S. Dasika, Ankit Sethia, Trevor N. Mudge, Scott A. Mahlke:
PEPSC: A Power-Efficient Processor for Scientific Computing. 101-110 - Jungseob Lee, Vijay Sathish, Michael J. Schulte, Katherine Compton, Nam Sung Kim:
Improving Throughput of Power-Constrained GPUs Using Dynamic Voltage/Frequency and Core Scaling. 111-120 - Rance Rodrigues, Arunachalam Annamalai, Israel Koren, Sandip Kundu, Omer Khan:
Performance Per Watt Benefits of Dynamic Core Morphing in Asymmetric Multicores. 121-130
Best Paper Session
- Nikolas Ioannou, Michael Kauschke, Matthias Gries
Phase-Based Application-Driven Hierarchical Power Management on the Single-chip Cloud Computer. 131-142 - Yuanrui Zhang, Wei Ding, Jun Liu, Mahmut T. Kandemir:
Optimizing Data Layouts for Parallel Computation on Multicores. 143-154 - Byn Choi, Rakesh Komuravelli, Hyojin Sung, Robert Smolinski, Nima Honarmand, Sarita V. Adve, Vikram S. Adve, Nicholas P. Carter, Ching-Tsun Chou:
DeNovo: Rethinking the Memory Hierarchy for Disciplined Parallelism. 155-166
PACT 2011 Posters
- Zhiwei Xiao, Haibo Chen, Binyu Zang:
A Hierarchical Approach to Maximizing MapReduce Efficiency. 167-168 - Serge Guelton, Adrien Guinet, Ronan Keryell:
Building Retargetable and Efficient Compilers for Multimedia Instruction Sets. 169-170 - Wei Ding, Jithendra Srinivas, Mahmut T. Kandemir, Mustafa Karaköy:
Compiler Directed Data Locality Optimization for Multicore Architectures. 171-172 - Xin Xu, Man-Lap Li:
CriticalFault: Amplifying Soft Error Effect Using Vulnerability-Driven Injection. 173-174 - Gagandeep S. Sachdev, Kshitij Sudan, Mary W. Hall
Understanding the Behavior of Pthread Applications on Non-Uniform Cache Architectures. 175-176 - Junghoon Lee, Minjeong Shin, Hanjoon Kim, John Kim
Exploiting Mutual Awareness between Prefetchers and On-chip Networks in Multi-cores. 177-178 - Neal Clayton Crago, Sanjay J. Patel:
Decoupled Architectures as a Low-Complexity Alternative to Out-of-order Execution. 179-180 - Wenjing Ma, Sriram Krishnamoorthy, Gagan Agrawal:
Parameterized Micro-benchmarking: An Auto-tuning Approach for Complex Applications. 181-182 - Manu Awasthi, David W. Nellans, Rajeev Balasubramonian, Al Davis:
Prediction Based DRAM Row-Buffer Management in the Many-Core Era. 183-184 - Zhe Wang, Daniel A. Jiménez:
Program Interferometry. 185-186 - Syed Minhaj Hassan, Dhruv Choudhary, Mitchelle Rasquinha, Sudhakar Yalamanchili:
Regulating Locality vs. Parallelism Tradeoffs in Multiple Memory Controller Environments. 187-188 - Nagendra Dwarakanath Gulur, R. Manikantan, R. Govindarajan, Mahesh Mehendale:
Row-Buffer Reorganization: Simultaneously Improving Performance and Reducing Energy in DRAMs. 189-190 - Chongmin Li, Haixia Wang, Yibo Xue, Dongsheng Wang, Jian Li:
Scalable Proximity-Aware Cache Replication in Chip Multiprocessors. 191-192 - Baik Song An, Ki Hwan Yum, Eun Jung Kim:
Scalable and Efficient Bounds Checking for Large-Scale CMP Environments. 193-194 - Yonggon Kim, Hyunseok Lee, John Kim
An Alternative Memory Access Scheduling in Manycore Accelerators. 195-196 - Javier Lira, Timothy M. Jones
Beforehand Migration on D-NUCA Caches. 197-198 - Gulay Yalcin, Osman S. Unsal
SymptomTM: Symptom-Based Error Detection and Recovery Using Hardware Transactional Memory. 199-200 - Jie Chen, Zachary Winter, Guru Venkataramani, H. Howie Huang
rPRAM: Exploring Redundancy Techniques to Improve Lifetime of PCM-based Main Memory. 201-202 - Anurag Negi, Per Stenström, J. Rubén Titos Gil
Pi-TM: Pessimistic Invalidation for Scalable Lazy Hardware Transactional Memory. 203-204 - Dimitris Kaseridis, Muhammad Faisal Iqbal
MCFQ: Leveraging Memory-level Parallelism and Application's Cache Friendliness for Efficient Management of Quasi-partitioned Last-level Caches. 205-206 - Ping Zhou
MRAC: A Memristor-based Reconfigurable Framework for Adaptive Cache Replacement. 207-208
PACT 2011 SRC Posters
- Yingying Tian, Daniel A. Jiménez
Sampling Temporal Touch Hint (STTH) Inclusive Cache Management Policy. 209 - Zhe Wang, Daniel A. Jiménez:
Exploiting Rank Idle Time for Scheduling Last-Level Cache Writeback. 210 - Daniel A. Orozco:
TIDeFlow: A Parallel Execution Model for High Performance Computing Programs. 211 - Samira Manabi Khan, Daniel A. Jiménez:
Decoupled Cache Segmentation: Mutable Policy with Automated Bypass. 212 - Jung-Ho Park, Choonki Jang, Jaejin Lee:
A Software-Managed Coherent Memory Architecture for Manycores. 213 - Alejandro Valero
Improving Last-Level Cache Performance by Exploiting the Concept of MRU-Tour. 214 - Baojiang Shou, Xionghui Hou, Li Chen:
A Compiler-assisted Runtime-prefetching Scheme for Heterogenous Platforms. 215 - Alexandros Tzannes, Rajeev Barua, Uzi Vishkin:
Improving Run-Time Scheduling for General-Purpose Parallel Code. 216 - Xiaoming Gu:
Collaborative Caching for Unknown Cache Sizes. 217 - Sayan Ghosh, Barbara M. Chapman:
Programming Strategies for GPUs and their Power Consumption. 218 - Rance Rodrigues, Israel Koren, Sandip Kundu:
An Architecture to Enable Lifetime Full Chip Testability in Chip Multiprocessors. 219 - Zhijia Zhao, Bo Wu:
Probabilistic Models Towards Optimal Speculation of DFA Applications. 220
Transactional Memory
- Gokcen Kestor
STM2: A Parallel STM for High Performance Simultaneous Multithreading Systems. 221-231 - Sandya Mannarswamy, Ramaswamy Govindarajan:
Making STMs Cache Friendly with Compiler Transformations. 232-242
Locality
- Bo Wu, Eddy Z. Zhang, Xipeng Shen
Enhancing Data Locality for Dynamic Simulations through Asynchronous Data Transformations and Adaptive Control. 243-252 - Sangmin Seo, Junghyun Kim, Jaejin Lee:
SFMalloc: A Lock-Free and Mostly Synchronization-Free Dynamic Memory Allocator for Manycores. 253-263 - Meng-Ju Wu, Donald Yeung:
Coherent Profiles: Enabling Efficient Reuse Distance Analysis of Multicore Scaling for Loop-based Parallel Programs. 264-275
Customized Processors
- Naser Sedaghati, Renji Thomas, Louis-Noël Pouchet, Radu Teodorescu, P. Sadayappan:
StVEC: A Vector Instruction Extension for High Performance Stencil Computation. 276-287 - Jiangzhou He, Wenguang Chen, Guangri Chen, Weimin Zheng, Zhizhong Tang, Handong Ye:
OpenMDSP: Extending OpenMP to Program Multi-Core DSP. 288-297 - Konstantinos Aisopos, Andrew DeOrio, Li-Shiuan Peh, Valeria Bertacco:
ARIADNE: Agnostic Reconfiguration in a Disconnected Network Environment. 298-309
SPMD Analysis
- Ziyu Guo, Eddy Zheng Zhang, Xipeng Shen
Correctly Treating Synchronizations in Compiling Fine-Grained SPMD-Threaded Programs for CPU. 310-319 - Bruno Coutinho, Diogo Sampaio, Fernando Magno Quintão Pereira, Wagner Meira Jr.:
Divergence Analysis and Optimizations. 320-329 - Anh Vo, Ganesh Gopalakrishnan, Robert M. Kirby, Bronis R. de Supinski, Martin Schulz
Large Scale Verification of MPI Programs Using Lamport Clocks with Lazy Update. 330-339
Memory Hierarchies
- Carlos Villavieja, Vasileios Karakostas, Lluís Vilanova
DiDi: Mitigating the Performance Impact of TLB Shootdowns Using a Shared TLB Directory. 340-349 - Xiaoya Xiang, Bin Bao, Chen Ding, Yaoqing Gao:
Linear-time Modeling of Program Working Set in Shared Cache. 350-360 - Adrià Armejach
Using a Reconfigurable L1 Data Cache for Efficient Version Management in Hardware Transactional Memory. 361-371
Compiler Optimizations
- Saeed Maleki, Yaoqing Gao, María Jesús Garzarán, Tommy Wong, David A. Padua:
An Evaluation of Vectorizing Compilers. 372-382 - Cheng Wang, Youfeng Wu:
Modeling and Performance Evaluation of TSO-Preserving Binary Optimization. 383-392 - Christoph Angerer, Thomas R. Gross:
Exploiting Task Order Information for Optimizing Sequentially Consistent Java Programs. 393-402
Potpourri
- Kun Fang, Long Chen, Zhao Zhang, Zhichun Zhu:
Memory Architecture for Integrating Emerging Memory Technologies. 403-412 - Alok Garg, Raj Parihar, Michael C. Huang
Speculative Parallelization in Decoupled Look-ahead. 413-423 - Yi-Hua E. Yang, Viktor K. Prasanna:
Optimizing Regular Expression Matching with SR-NFA on Multi-Core Systems. 424-433
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-12-27 21:13 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: