default search action

combined dblp search
author search
venue search
publication search

ask others

Lana Josipovic

> Home > Persons

Person information

affiliation: ETH Zurich, Switzerland
affiliation (former): EPFL, Lausanne, Switzerland

Refine list

refinements active!

zoomed in on ?? of ?? records

view refined list in

export refined list as

showing all ?? records

Books and Theses

see FAQ

What is the meaning of the colors in the publication lists?

2024
[b2]
- view
  authority control:
- export record
  dblp key:
  - books/sp/TuTYJC24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/books/sp/TuTYJC24
Kaihui Tu, Xifan Tang, Cunxi Yu, Lana Josipovic, Zhufei Chu:
FPGA EDA - Design Principles and Implementation. Springer 2024, ISBN 978-981-99-7754-3, pp. 3-227
2021
[b1]
- view
  authority control:
- export record
  dblp key:
  - phd/ch/Josipovic21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/phd/ch/Josipovic21
Lana Josipovic:
High-Level Synthesis of Dynamically Scheduled Circuits. EPFL, Switzerland, 2021

Journal Articles

see FAQ

What is the meaning of the colors in the publication lists?

2023
[j6]
- view
  authority control:
- export record
  dblp key:
  - journals/trets/JosipovicMGI23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/trets/JosipovicMGI23
Lana Josipovic, Axel Marmet, Andrea Guerrieri, Paolo Ienne:
Resource Sharing in Dataflow Circuits. ACM Trans. Reconfigurable Technol. Syst. 16(4): 54:1-54:27 (2023)
[j5]
- view
  authority control:
- export record
  dblp key:
  - journals/trets/ChengJWC23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/trets/ChengJWC23
Jianyi Cheng, Lana Josipovic, John Wickerson, George A. Constantinides:
Parallelising Control Flow in Dynamic-scheduling High-level Synthesis. ACM Trans. Reconfigurable Technol. Syst. 16(4): 55:1-55:32 (2023)
2022
[j4]
- view
  - electronic edition via DOI (open access)
  - references & citations
  authority control:
- export record
  dblp key:
  - journals/tcad/ChengJCIW22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ChengJCIW22
Jianyi Cheng, Lana Josipovic, George A. Constantinides, Paolo Ienne, John Wickerson:
DASS: Combining Dynamic & Static Scheduling in High-Level Synthesis. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(3): 628-641 (2022)
[j3]
- view
  - electronic edition via DOI (open access)
  - references & citations
  authority control:
- export record
  dblp key:
  - journals/tcad/JosipovicGI22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/JosipovicGI22
Lana Josipovic, Andrea Guerrieri, Paolo Ienne:
From C/C++ Code to High-Performance Dataflow Circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(7): 2142-2155 (2022)
[j2]
- view
  authority control:
- export record
  dblp key:
  - journals/trets/JosipovicSGIC22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/trets/JosipovicSGIC22
Lana Josipovic, Shabnam Sheikhha, Andrea Guerrieri, Paolo Ienne, Jordi Cortadella:
Buffer Placement and Sizing for High-Performance Dataflow Circuits. ACM Trans. Reconfigurable Technol. Syst. 15(1): 4:1-4:32 (2022)
2017
[j1]
- view
  authority control:
- export record
  dblp key:
  - journals/tecs/JosipovicBI17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tecs/JosipovicBI17
Lana Josipovic, Philip Brisk, Paolo Ienne:
An Out-of-Order Load-Store Queue for Spatial Computing. ACM Trans. Embed. Comput. Syst. 16(5s): 125:1-125:19 (2017)

Conference and Workshop Papers

see FAQ

What is the meaning of the colors in the publication lists?

2024
[c26]
- view
  authority control:
- export record
  dblp key:
  - conf/fpga/GuerrieriGJI24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/GuerrieriGJI24
Andrea Guerrieri, Srijeet Guha, Lana Josipovic, Paolo Ienne:
DynaRapid: From C to FPGA in a Few Seconds. FPGA 2024: 40
[c25]
- view
  authority control:
- export record
  dblp key:
  - conf/fpga/ElakhrasGJI24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/ElakhrasGJI24
Ayatallah Elakhras, Andrea Guerrieri, Lana Josipovic, Paolo Ienne:
Survival of the Fastest: Enabling More Out-of-Order Execution in Dataflow Circuits. FPGA 2024: 44-54
[c24]
- view
  authority control:
- export record
  dblp key:
  - conf/fpga/XuJ24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/XuJ24
Jiahui Xu, Lana Josipovic:
Suppressing Spurious Dynamism of Dataflow Circuits via Latency and Occupancy Balancing. FPGA 2024: 188-198
[c23]
- view
  authority control:
- export record
  dblp key:
  - conf/fpl/GuerrieriGLHJI24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/GuerrieriGLHJI24
Andrea Guerrieri, Srijeet Guha, Chris Lavin, Eddie Hung, Lana Josipovic, Paolo Ienne:
DynaRapid: Fast-Tracking from C to Routed Circuits. FPL 2024: 24-32
[c22]
- view
  authority control:
- export record
  dblp key:
  - conf/fpl/LiuGGJ24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/LiuGGJ24
Jiantao Liu, Maksymilian Graczyk, Andrea Guerrieri, Lana Josipovic:
Fast Switching Activity Estimation for HLS-Produced Dataflow Circuits. FPL 2024: 118-125
2023
[c21]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/RizziGJ23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/RizziGJ23
Carmine Rizzi, Andrea Guerrieri, Lana Josipovic:
An Iterative Method for Mapping-Aware Frequency Regulation in Dataflow Circuits. DAC 2023: 1-6
[c20]
- view
  authority control:
- export record
  dblp key:
  - conf/fpga/XuMCJ23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/XuMCJ23
Jiahui Xu, Emmet Murphy, Jordi Cortadella, Lana Josipovic:
Eliminating Excessive Dynamism of Dataflow Circuits Using Model Checking. FPGA 2023: 27-37
[c19]
- view
  authority control:
- export record
  dblp key:
  - conf/fpga/ElakhrasSGJI23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/ElakhrasSGJI23
Ayatallah Elakhras, Riya Sawhney, Andrea Guerrieri, Lana Josipovic, Paolo Ienne:
Straight to the Queue: Fast Load-Store Queue Allocation in Dataflow Circuits. FPGA 2023: 39-45
[c18]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/WangRJ23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/WangRJ23
Hanyu Wang, Carmine Rizzi, Lana Josipovic:
MapBuf: Simultaneous Technology Mapping and Buffer Insertion for HLS Performance Optimization. ICCAD 2023: 1-9
[c17]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/XuJ23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/XuJ23
Jiahui Xu, Lana Josipovic:
Automatic Inductive Invariant Generation for Scalable Dataflow Circuit Verification. ICCAD 2023: 1-9
2022
[c16]
- view
  authority control:
- export record
  dblp key:
  - conf/fccm/JosipovicMGI22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fccm/JosipovicMGI22
Lana Josipovic, Axel Marmet, Andrea Guerrieri, Paolo Ienne:
Resource Sharing in Dataflow Circuits. FCCM 2022: 1-9
[c15]
- view
  authority control:
- export record
  dblp key:
  - conf/fpl/ChengJCW22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/ChengJCW22
Jianyi Cheng, Lana Josipovic, George A. Constantinides, John Wickerson:
Dynamic Inter-Block Scheduling for HLS. FPL 2022: 243-252
[c14]
- view
  authority control:
- export record
  dblp key:
  - conf/fpl/ElakhrasGJI22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/ElakhrasGJI22
Ayatallah Elakhras, Andrea Guerrieri, Lana Josipovic, Paolo Ienne:
Unleashing Parallelism in Elastic Circuits with Faster Token Delivery. FPL 2022: 253-261
[c13]
- view
  authority control:
- export record
  dblp key:
  - conf/fpl/RizziGIJ22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/RizziGIJ22
Carmine Rizzi, Andrea Guerrieri, Paolo Ienne, Lana Josipovic:
A Comprehensive Timing Model for Accurate Frequency Tuning in Dataflow Circuits. FPL 2022: 375-383
[c12]
- view
  authority control:
- export record
  dblp key:
  - conf/fpt/LiuRJ22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpt/LiuRJ22
Jiantao Liu, Carmine Rizzi, Lana Josipovic:
Load-Store Queue Sizing for Efficient Dataflow Circuits. FPT 2022: 1-9
[c11]
- view
  authority control:
- export record
  dblp key:
  - conf/ipps/BeckerJPSV22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ipps/BeckerJPSV22
Jürgen Becker, Lana Josipovic, Viktor K. Prasanna, Marco D. Santambrogio, Ramachandran Vaidyanathan:
29th Reconfigurable Architectures Workshop (RAW 2022). IPDPS Workshops 2022: 65-66
2021
[c10]
- view
  authority control:
- export record
  dblp key:
  - conf/fpga/JosipovicMGI21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/JosipovicMGI21
Lana Josipovic, Axel Marmet, Andrea Guerrieri, Paolo Ienne:
Resource Sharing in Dataflow Circuits. FPGA 2021: 226
2020
[c9]
- view
  authority control:
- export record
  dblp key:
  - conf/fpga/JosipovicGI20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/JosipovicGI20
Lana Josipovic, Andrea Guerrieri, Paolo Ienne:
Invited Tutorial: Dynamatic: From C/C++ to Dynamically Scheduled Circuits. FPGA 2020: 1-10
[c8]
- view
  authority control:
- export record
  dblp key:
  - conf/fpga/JosipovicSGIC20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/JosipovicSGIC20
Lana Josipovic, Shabnam Sheikhha, Andrea Guerrieri, Paolo Ienne, Jordi Cortadella:
Buffer Placement and Sizing for High-Performance Dataflow Circuits. FPGA 2020: 186-196
[c7]
- view
  authority control:
- export record
  dblp key:
  - conf/fpga/ChengJCIW20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/ChengJCIW20
Jianyi Cheng, Lana Josipovic, George A. Constantinides, Paolo Ienne, John Wickerson:
Combining Dynamic & Static Scheduling in High-level Synthesis. FPGA 2020: 288-298
2019
[c6]
- view
  authority control:
- export record
  dblp key:
  - conf/fpga/JosipovicGI19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/JosipovicGI19
Lana Josipovic, Andrea Guerrieri, Paolo Ienne:
Speculative Dataflow Circuits. FPGA 2019: 162-171
[c5]
- view
  authority control:
- export record
  dblp key:
  - conf/icfpt/JosipovicBGI19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icfpt/JosipovicBGI19
Lana Josipovic, Atri Bhattacharyya, Andrea Guerrieri, Paolo Ienne:
Shrink It or Shed It! Minimize the Use of LSQs in Dataflow Designs. FPT 2019: 197-205
2018
[c4]
- view
  authority control:
- export record
  dblp key:
  - conf/fpga/JosipovicGI18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/JosipovicGI18
Lana Josipovic, Radhika Ghosal, Paolo Ienne:
Dynamically Scheduled High-level Synthesis. FPGA 2018: 127-136
2017
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/acssc/JosipovicBI17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/acssc/JosipovicBI17
Lana Josipovic, Philip Brisk, Paolo Ienne:
From C to elastic circuits. ACSSC 2017: 121-125
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/fccm/JosipovicBI17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fccm/JosipovicBI17
Lana Josipovic, Philip Brisk, Paolo Ienne:
An Out-of-Order Load-Store Queue for Spatial Computing. FCCM 2017: 134
2016
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/fpt/JosipovicGI16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpt/JosipovicGI16
Lana Josipovic, Nithin George, Paolo Ienne:
Enriching C-based High-Level Synthesis with parallel pattern templates. FPT 2016: 177-180

Editorship

see FAQ

What is the meaning of the colors in the publication lists?

2024
[e1]
- view
  authority control:
- export record
  dblp key:
  - conf/heart/2024
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/heart/2024
Lana Josipovic, Peipei Zhou, Shreejith Shanker, João M. P. Cardoso, Jason Anderson, Shibata Yuichiro:
Proceedings of the 14th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies, HEART 2024, Porto, Portugal, June 19-21, 2024. ACM 2024 [contents]

Coauthor Index

see FAQ

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.