default search action
Hassan Nassar
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2025
- [j7]Hassan Nassar
, Lars Bauer
Turbo-FHE: Accelerating Fully Homomorphic Encryption With FPGA and HBM Integration. IEEE Des. Test 42(3): 86-93 (2025) - [c14]Hassan Nassar
Through Fabric: A Cross-world Thermal Covert Channel on TEE-enhanced FPGA-MPSoC Systems. ASP-DAC 2025: 461-467 - [i6]Hassan Nassar, Ming-Liang Wei, Chia-Lin Yang, Jörg Henkel, Kuan-Hsun Chen
Resilient Endurance-Aware NVM-based PUF against Learning-based Attacks. CoRR abs/2501.06367 (2025) - [i5]Yun-Chih Chen, Tristan Taylan Seidl, Nils Hölscher, Christian Hakert, Minh Duy Truong, Jian-Jia Chen, João Paulo C. de Lima, Asif Ali Khan, Jerónimo Castrillón, Ali Nezhadi, Lokesh Siddhu, Hassan Nassar, Mahta Mayahinia, Mehdi Baradaran Tahoori, Jörg Henkel, Nils Wilbert, Stefan Wildermann, Jürgen Teich:
Modeling and Simulating Emerging Memory Technologies: A Tutorial. CoRR abs/2502.10167 (2025) - [i4]Jayeeta Chaudhuri, Hassan Nassar, Dennis R. E. Gnad, Jörg Henkel, Mehdi B. Tahoori, Krishnendu Chakrabarty:
FLARE: Fault Attack Leveraging Address Reconfiguration Exploits in Multi-Tenant FPGAs. CoRR abs/2502.15578 (2025) - 2024
- [j6]Hassan Nassar
Meta-Scanner: Detecting Fault Attacks via Scanning FPGA Designs Metadata. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 43(11): 3443-3454 (2024) - [c13]Jayeeta Chaudhuri, Hassan Nassar, Dennis R. E. Gnad, Jörg Henkel, Mehdi B. Tahoori, Krishnendu Chakrabarty:
Hacking the Fabric: Targeting Partial Reconfiguration for Fault Injection in FPGA Fabrics. ATS 2024: 1-6 - [c12]Hassan Nassar
HBMorphic: FHE Acceleration via HBM-Enabled Recursive Karatsuba Multiplier on FPGA. FCCM 2024: 217 - [c11]Hassan Nassar
Covert-Hammer: Coordinating Power-Hammering on Multi-tenant FPGAs via Covert Channels. FPGA 2024: 43 - [c10]Jeferson González-Gómez
LightFAt: Mitigating Control-Flow Explosion via Lightweight PMU-Based Control-Flow Attestation. HOST 2024: 222-226 - [c9]Lilas Alrahis, Hassan Nassar
MaliGNNoma: GNN-Based Malicious Circuit Classifier for Secure Cloud FPGAs. HOST 2024: 383-393 - [c8]Hassan Nassar
DoS-FPGA: Denial of Service on Cloud FPGAs via Coordinated Power Hammering. ICCAD 2024: 119:1-119:9 - [c7]Jörg Henkel, Lokesh Siddhu
Co-Designing NVM-based Systems for Machine Learning and In-memory Search Applications. ICCAD 2024: 125:1-125:8 - [c6]Simon Bothe, Hassan Nassar
Client-Server Framework for FPGA Acceleration of Fan-Vercauteren-Based Homomorphic Encryption. ICM 2024: 1-5 - [c5]Mina Ibrahim, Martel Shokry, Lokesh Siddhu, Lars Bauer, Hassan Nassar
An FPGA-Based RISC-V Instruction Set Extension and Memory Controller for Multi-Level Cell NVM. ICM 2024: 1-6 - [i3]Lilas Alrahis, Hassan Nassar, Jonas Krautter, Dennis Gnad, Lars Bauer, Jörg Henkel, Mehdi B. Tahoori:
MaliGNNoma: GNN-Based Malicious Circuit Classifier for Secure Cloud FPGAs. CoRR abs/2403.01860 (2024) - [i2]Jeferson González-Gómez
LightFAt: Mitigating Control-flow Explosion via Lightweight PMU-based Control-flow Attestation. CoRR abs/2404.02608 (2024) - [i1]Jayeeta Chaudhuri, Hassan Nassar
Hacking the Fabric: Targeting Partial Reconfiguration for Fault Injection in FPGA Fabrics. CoRR abs/2410.16497 (2024) - 2023
- [j5]Hassan Nassar
Effects of Runtime Reconfiguration on PUFs Implemented as FPGA-Based Accelerators. IEEE Embed. Syst. Lett. 15(4): 174-177 (2023) - [j4]Lokesh Siddhu
Swift-CNN: Leveraging PCM Memory's Fast Write Mode to Accelerate CNNs. IEEE Embed. Syst. Lett. 15(4): 234-237 (2023) - [j3]Nils Hölscher
Memory Carousel: LLVM-Based Bitwise Wear Leveling for Nonvolatile Main Memory. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 42(8): 2527-2539 (2023) - [j2]Hassan Nassar
ANV-PUF: Machine-Learning-Resilient NVM-Based Arbiter PUF. ACM Trans. Embed. Comput. Syst. 22(5s): 133:1-133:23 (2023) - [c4]Hassan Nassar
Late Breaking Results: Configurable Ring Oscillators as a Side-Channel Countermeasure. DAC 2023: 1-2 - [c3]Hassan Nassar
Supporting Dynamic Control-Flow Execution for Runtime Reconfigurable Processors. ICM 2023: 184-189 - 2022
- [j1]Hassan Nassar
CaPUF: Cascaded PUF Structure for Machine Learning Resiliency. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(11): 4349-4360 (2022) - 2021
- [c2]Hassan Nassar
TiVaPRoMi: Time-Varying Probabilistic Row-Hammer Mitigation. DATE 2021: 1711-1716 - [c1]Hassan Nassar
LoopBreaker: Disabling Interconnects to Mitigate Voltage-Based Attacks in Multi-Tenant FPGAs. ICCAD 2021: 1-9
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from ,
, and
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and
to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2025-05-12 21:31 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: