default search action
Zhe Jiang 0004
Person information
- affiliation: homepages/50/4629-4
- affiliation (former): University of York, UK
Other persons with the same name
- Zhe Jiang — disambiguation page
- Zhe Jiang 0001
— University of Florida, Gainesville, FL, USA (and 1 more)
- Zhe Jiang 0002
- Zhe Jiang 0003 — Beijing University of Posts & Telecommunications, Beijing, China
- Zhe Jiang 0005 — Academy of Mathematics and Systems Science, Chinese Academy of Science, Beijing, China
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
showing all ?? records
2020 – today
- 2026
- [j24]Dawei Yang, Chenhao Ma, Xiuhui Deng, Jason Junwei Zeng, Jianning Zhang, Wei Huang, Zhe Jiang
Joint learning video segmentation with different prior guidance. J. Syst. Archit. 170: 103622 (2026) - [c44]Gwok-Waa Wan, SamZaak Wong, Shengchu Su, Chenxu Niu
FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification. AAAI 2026: 1087-1095 - [c43]Changwen Xing, SamZaak Wong, Xinlai Wan, Yanfeng Lu, Mengli Zhang, Zebin Ma, Lei Qi, Zhengxiong Li, Nan Guan, Zhe Jiang, Xi Wang, Jun Yang:
ChipMind: Retrieval-Augmented Reasoning for Long-Context Circuit Design Specifications. AAAI 2026: 1337-1345 - [i32]Jinwu Chen, Yuhui Shi, He Wang, Zhe Jiang, Jun Yang, Xin Si, Zhenhua Zhu:
CIM-Tuner: Balancing the Compute and Storage Capacity of SRAM-CIM Accelerator via Hardware-mapping Co-exploration. CoRR abs/2601.18070 (2026) - [i31]Jiangyong Yu, Xiaomeng Han, Xing Hu, Chen Xu, Zhe Jiang, Dawei Yang:
NLI:Non-uniform Linear Interpolation Approximation of Nonlinear Operations for Efficient LLMs Inference. CoRR abs/2602.02988 (2026) - [i30]Renshuang Jiang, Yichong Wang, Pan Dong, Xiaoxiang Fang, Zhenling Duan, Tinglue Wang, Yuchen Hu, Jie Yu, Zhe Jiang:
AkiraRust: Re-thinking LLM-aided Rust Repair Using a Feedback-guided Thinking Switch. CoRR abs/2602.21681 (2026) - [i29]Jiapeng Guan, Jie Zhang, Hao Zhou, Ran Wei, Dean You, Hui Wang, Yingquan Wang, Tinglue Wang, Xudong Zhao, Jing Li, Zhe Jiang:
Strix: Re-thinking NPU Reliability from a System Perspective. CoRR abs/2604.10484 (2026) - [i28]Jie Zhang, Jiapeng Guan, Hao Zhou, Xiaomeng Han, Tinglue Wang, Ran Wei, Zhe Jiang:
From Characterization to Microarchitecture: Designing an Elegant and Reliable BFP-Based NPU. CoRR abs/2604.10494 (2026) - 2025
- [j23]Qingqiang He
Multi-Path Bound for Parallel Tasks With Conditional Branches. IEEE Trans. Computers 74(11): 3873-3887 (2025) - [j22]Renshuang Jiang
Thetis-lathe: Guidance on Reducing Residual Safety Obstacle in System Software from Rust Source Codes. ACM Trans. Embed. Comput. Syst. 24(4): 56:1-56:25 (2025) - [j21]Xiangfeng Liu
Re-thinking Memory-Bound Limitations in CGRAs. ACM Trans. Embed. Comput. Syst. 24(5s): 105:1-105:26 (2025) - [j20]Dean You
MERE: Hardware-Software Co-Design for Masking Cache Miss Latency in Embedded Processors. ACM Trans. Embed. Comput. Syst. 24(5s): 115:1-115:26 (2025) - [c42]Hui Wang, Yuan Cheng, Xiaomeng Han, Zhengpeng Zhao
Pushing the Limits of BFP on Narrow Precision LLM Inference. AAAI 2025: 21099-21107 - [c41]Xiaomeng Han, Yuan Cheng, Jing Wang, Junyang Lu, Hui Wang, X. x. Zhang, Ning Xu, Dawei Yang, Zhe Jiang:
BBAL: A Bidirectional Block Floating Point-Based Quantisation Accelerator for Large Language Models. DAC 2025: 1-7 - [c40]Yuchen Hu, Junhao Ye, Ke Xu, Jialin Sun, Shiyue Zhang, Xinyao Jiao, Dingrong Pan, Jie Zhou, Ning Wang, Weiwei Shan, Xinwei Fang, Xi Wang, Nan Guan, Zhe Jiang:
UVLLM: An Automated Universal RTL Verification Framework using LLMs. DAC 2025: 1-7 - [c39]Renshuang Jiang, Pan Dong, Zhenling Duan, Yu Shi, Xiaoxiang Fang
Unlocking a New Rust Programming Experience: Fast and Slow Thinking with LLMs to Conquer Undefined Behaviors. DAC 2025: 1-7 - [c38]Zhe Jiang, Minli Liao, Sam Ainsworth, Dean You, Timothy M. Jones:
MEEK: Re-thinking Heterogeneous Parallel Error Detection Architecture for Real-World OoO Superscalar Processors. DAC 2025: 1-7 - [c37]Juxin Niu, Xiangfeng Liu, Dan Niu, Xi Wang, Zhe Jiang, Nan Guan
ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection. DAC 2025: 1-7 - [c36]Tinglue Wang, Yiming Li, Wei Tang, Jiapeng Guan, Zhenghui Guo, Renshuang Jiang, Ran Wei, Jing Li, Zhe Jiang:
FlexStep: Enabling Flexible Error Detection in Multi/Many-core Real-time Systems. DAC 2025: 1-7 - [c35]Hui Wang, Zhengpeng Zhao
NVR: Vector Runahead on NPUs for Sparse Memory Access. DAC 2025: 1-7 - [c34]Bingkun Yao, Mun Choon Chan, Hong Gao, Zhe Jiang, Nan Guan
Age-of-Information Minimization for Data Aggregation in Energy-Harvesting IoTs. DAC 2025: 1-7 - [c33]Bingkun Yao, Ning Wang, Jie Zhou, Xi Wang, Hong Gao, Zhe Jiang, Nan Guan
Location is Key: Leveraging LLM for Functional Bug Localization in Verilog Design. DAC 2025: 1-7 - [c32]Jie Zhou, Youshu Ji, Ning Wang, Yuchen Hu, Xinyao Jiao, Bingkun Yao, Xinwei Fang, Shuai Zhao, Nan Guan
Insights from Rights and Wrongs: A Large Language Model for Solving Assertion Failures in RTL Design. DAC 2025: 1-7 - [c31]Jie Zhou, Youshu Ji, Ning Wang, Yuchen Hu, Xinyao Jiao, Bingkun Yao, Xinwei Fang, Shuai Zhao, Nan Guan, Zhe Jiang:
Insights from Rights and Wrongs: A Large Language Model for Solving Assertion Failures in RTL Design. DAC 2025: 1-7 - [c30]Zhe Jiang, Sam Ainsworth, Timothy M. Jones:
FireGuard: A Generalized Microarchitecture for Fine-Grained Security Analysis on OoO Superscalar Cores. DAC 2025: i-vii - [c29]Junhao Ye, Yuchen Hu, Ke Xu, Dingrong Pan, Qichun Chen, Jie Zhou, Shuai Zhao, Xinwei Fang, Xi Wang, Nan Guan
From Concept to Practice: an Automated LLM-aided UVM Machine for RTL Verification. ICCAD 2025: 1-9 - [c28]Xing Hu, Yuan Cheng, Dawei Yang, Zhixuan Chen, Zukang Xu, Jiangyong Yu, Chen Xu, Zhihang Yuan, Zhe Jiang, Sifan Zhou:
OSTQuant: Refining Large Language Model Quantization with Orthogonal and Scaling Transformations for Better Distribution Fitting. ICLR 2025 - [c27]Shuai Zhao, Yiyang Gao, Zhiyang Lin, Boyang Li, Xinwei Fang, Zhe Jiang, Nan Guan
Response Time Analysis for Probabilistic Dag Tasks in Multicore Real-Time Systems. RTSS 2025: 29-41 - [i27]Xing Hu, Yuan Cheng, Dawei Yang, Zukang Xu, Zhihang Yuan, Jiangyong Yu
OstQuant: Refining Large Language Model Quantization with Orthogonal and Scaling Transformations for Better Distribution Fitting. CoRR abs/2501.13987 (2025) - [i26]Hui Wang, Yuan Cheng, Xiaomeng Han, Zhengpeng Zhao, Dawei Yang, Zhe Jiang:
Pushing the Limits of BFP on Narrow Precision LLM Inference. CoRR abs/2502.00026 (2025) - [i25]Hui Wang, Zhengpeng Zhao, Jing Wang, Yushu Du, Yuan Cheng, Bing Guo, He Xiao, Chenhao Ma, Xiaomeng Han, Dean You, Jiapeng Guan, Ran Wei, Dawei Yang, Zhe Jiang:
NVR: Vector Runahead on NPUs for Sparse Memory Access. CoRR abs/2502.13873 (2025) - [i24]Renshuang Jiang, Pan Dong, Zhenling Duan, Yu Shi, Xiaoxiang Fang, Yan Ding, Jun Ma, Shuai Zhao, Zhe Jiang:
Unlocking a New Rust Programming Experience: Fast and Slow Thinking with LLMs to Conquer Undefined Behaviors. CoRR abs/2503.02335 (2025) - [i23]Jie Zhou, Youshu Ji, Ning Wang, Yuchen Hu, Xinyao Jiao, Bingkun Yao
Insights from Rights and Wrongs: A Large Language Model for Solving Assertion Failures in RTL Design. CoRR abs/2503.04057 (2025) - [i22]Zhe Jiang, Minli Liao, Sam Ainsworth, Dean You, Timothy M. Jones:
MEEK: Re-thinking Heterogeneous Parallel Error Detection Architecture for Real-World OoO Superscalar Processors. CoRR abs/2504.01347 (2025) - [i21]Zhe Jiang, Sam Ainsworth, Timothy M. Jones:
FireGuard: A Generalized Microarchitecture for Fine-Grained Security Analysis on OoO Superscalar Cores. CoRR abs/2504.01380 (2025) - [i20]Dean You, Jieyu Jiang, Xiaoxuan Wang, Yushu Du, Zhihang Tan, Wenbo Xu, Hui Wang, Jiapeng Guan, Zhenyuan Wang, Ran Wei, Shuai Zhao, Zhe Jiang:
MERE: Hardware-Software Co-Design for Masking Cache Miss Latency in Embedded Processors. CoRR abs/2504.01582 (2025) - [i19]Yiyang Gao, Shuai Zhao, Boyang Li, Xinwei Fang, Zhiyang Lin, Zhe Jiang, Nan Guan:
Exploiting the Uncertainty of the Longest Paths: Response Time Analysis for Probabilistic DAG Tasks. CoRR abs/2504.03754 (2025) - [i18]Ning Wang, Bingkun Yao
Insights from Verification: Training a Verilog Generation LLM with Reinforcement Learning with Testbench Feedback. CoRR abs/2504.15804 (2025) - [i17]Ning Wang, Bingkun Yao, Jie Zhou, Yuchen Hu, Xi Wang, Nan Guan, Zhe Jiang:
VeriDebug: A Unified LLM for Verilog Debugging via Contrastive Embedding and Guided Correction. CoRR abs/2504.19099 (2025) - [i16]Junhao Ye, Yuchen Hu, Ke Xu, Dingrong Pan, Qichun Chen, Jie Zhou, Shuai Zhao, Xinwei Fang, Xi Wang, Nan Guan, Zhe Jiang:
From Concept to Practice: an Automated LLM-aided UVM Machine for RTL Verification. CoRR abs/2504.19959 (2025) - [i15]Juxin Niu, Xiangfeng Liu, Dan Niu, Xi Wang, Zhe Jiang, Nan Guan:
ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection. CoRR abs/2505.19734 (2025) - [i14]Jianmin Ye, Tianyang Liu, Qi Tian, Shengchu Su, Zhe Jiang, Xi Wang:
ChatModel: Automating Reference Model Design and Verification with LLMs. CoRR abs/2506.15066 (2025) - [i13]Gwok-Waa Wan, Shengchu Su, Ruihu Wang, Qixiang Chen
FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification. CoRR abs/2507.04276 (2025) - [i12]Xiangfeng Liu, Zhe Jiang, Anzhen Zhu, Xiaomeng Han, Mingsong Lyu, Qingxu Deng, Nan Guan:
Re-thinking Memory-Bound Limitations in CGRAs. CoRR abs/2508.09570 (2025) - [i11]Bingkun Yao
ARSP: Automated Repair of Verilog Designs via Semantic Partitioning. CoRR abs/2508.16517 (2025) - [i10]Juxin Niu, Yuxin Du, Dan Niu, Xi Wang, Zhe Jiang, Nan Guan:
VerilogMonkey: Exploring Parallel Scaling for Automated Verilog Code Generation with LLMs. CoRR abs/2509.16246 (2025) - [i9]Changwen Xing, SamZaak Wong, Xinlai Wan, Yanfeng Lu, Mengli Zhang, Zebin Ma, Lei Qi, Zhengxiong Li, Nan Guan, Zhe Jiang, Xi Wang, Jun Yang:
ChipMind: Retrieval-Augmented Reasoning for Long-Context Circuit Design Specifications. CoRR abs/2512.05371 (2025) - 2024
- [j19]Ran Wei
Towards an extensible model-based digital twin framework for space launch vehicles. J. Ind. Inf. Integr. 41: 100641 (2024) - [j18]Dawei Yang
Post-training quantization for re-parameterization via coarse & fine weight splitting. J. Syst. Archit. 147: 103065 (2024) - [j17]Dawei Yang, Yan Wang, Ran Wei, Jiapeng Guan, Xiaohua Huang, Wei Cai, Zhe Jiang
An efficient multi-task learning CNN for driver attention monitoring. J. Syst. Archit. 148: 103085 (2024) - [j16]Qingqiang He
On the degree of parallelism for parallel real-time tasks. J. Syst. Archit. 156: 103286 (2024) - [j15]Ran Wei
Automated Model-Based Assurance Case Management Using Constrained Natural Language. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 43(1): 291-304 (2024) - [j14]Ran Wei
DECISIVE: Designing Critical Systems With Iterative Automated Safety Analysis. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 43(5): 1346-1359 (2024) - [j13]Zhe Jiang
Hopscotch: A Hardware-Software Co-Design for Efficient Cache Resizing on Multi-Core SoCs. IEEE Trans. Parallel Distributed Syst. 35(1): 89-104 (2024) - [c26]Yuchen Hu
Make Each Iteration Count. ACM TUR-C 2024 - [c25]Zhe Jiang
A Cache/Algorithm Co-design for Parallel Real-Time Systems with Data Dependency on Multi/Many-core System-on-Chips. DAC 2024: 143:1-143:6 - [c24]Ke Xu
MEIC: Re-thinking RTL Debug Automation using LLMs. ICCAD 2024: 100:1-100:9 - [c23]Xiaoxiang Fang
Optimization of NUMA Aware DNN Computing System. ICIC (4) 2024: 124-136 - [c22]Leilei Li
Adaptive Optimisation of PyTorch Memory Pools for DNNs. PRICAI (1) 2024: 441-453 - [c21]Jiapeng Guan, Ran Wei, Dean You, Yingquan Wang, Ruizhe Yang, Hui Wang, Zhe Jiang:
MESC: Re-thinking Algorithmic Priority and/or Criticality Inversions for Heterogeneous MCSs. RTSS 2024: 1-14 - [c20]Zhe Jiang, Shuai Zhao, Ran Wei, Xin Si, Gang Chen, Nan Guan
ROTA-I/O: Hardware/Algorithm Co-design for Real-Time I/O Control with Improved Timing Accuracy and Robustness. RTSS 2024: 174-186 - [i8]Ke Xu, Jialin Sun, Yuchen Hu, Xinwei Fang, Weiwei Shan, Xi Wang, Zhe Jiang:
MEIC: Re-thinking RTL Debug Automation using LLMs. CoRR abs/2405.06840 (2024) - [i7]Ran Wei, Ruizhe Yang, Shijun Liu, Chongsheng Fan, Rong Zhou, Zekun Wu, Haochi Wang, Yifan Cai, Zhe Jiang:
Towards an Extensible Model-Based Digital Twin Framework for Space Launch Vehicles. CoRR abs/2406.02222 (2024) - [i6]Ning Wang, Bingkun Yao, Jie Zhou, Xi Wang, Zhe Jiang, Nan Guan:
Large Language Model for Verilog Generation with Golden Code Feedback. CoRR abs/2407.18271 (2024) - [i5]Zhe Jiang, Shuai Zhao, Ran Wei, Xin Si, Gang Chen, Nan Guan:
Hardware/Algorithm Co-design for Real-Time I/O Control with Improved Timing Accuracy and Robustness. CoRR abs/2409.14779 (2024) - [i4]Jiapeng Guan, Ran Wei, Dean You, Yingquan Wang, Ruizhe Yang, Hui Wang, Zhe Jiang:
MESC: Re-thinking Algorithmic Priority and/or Criticality Inversions for Heterogeneous MCSs. CoRR abs/2409.14837 (2024) - [i3]Bingkun Yao
Location is Key: Leveraging Large Language Model for Functional Bug Localization in Verilog. CoRR abs/2409.15186 (2024) - [i2]Yuchen Hu, Junhao Ye, Ke Xu, Jialin Sun, Shiyue Zhang, Xinyao Jiao, Dingrong Pan, Jie Zhou, Ning Wang, Weiwei Shan, Xinwei Fang, Xi Wang, Nan Guan, Zhe Jiang:
UVLLM: An Automated Universal RTL Verification Framework using LLMs. CoRR abs/2411.16238 (2024) - 2023
- [j12]Zhe Jiang
A High-Resilience Imprecise Computing Architecture for Mixed-Criticality Systems. IEEE Trans. Computers 72(1): 29-42 (2023) - [j11]Zhe Jiang
Towards Hard Real-Time and Energy-Efficient Virtualization for Many-Core Embedded Systems. IEEE Trans. Computers 72(1): 111-126 (2023) - [j10]Zhe Jiang
AXI-IC$^{\mathrm{ RT}}$ RT : Towards a Real-Time AXI-Interconnect for Highly Integrated SoCs. IEEE Trans. Computers 72(3): 786-799 (2023) - [j9]Zhe Jiang
NPRC-I/O: An NoC-Based Real-Time I/O System With Reduced Contention and Enhanced Predictability. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 42(12): 4629-4642 (2023) - [c19]Zhe Jiang
Many-Core Real-Time Network-on-Chip I/O Systems for Reducing Contention and Enhancing Predictability. CPS-IoT Week Workshops 2023: 227-233 - [c18]Zhe Jiang, Nathan Fisher
BlueFace: Integrating an Accelerator into the Core's Pipeline through Algorithm-Interface Co-Design for Real-Time SoCs. DAC 2023: 1-6 - [i1]Dawei Yang, Ning He, Xing Hu, Zhihang Yuan, Jiangyong Yu, Chen Xu, Zhe Jiang:
Post-Training Quantization for Re-parameterization via Coarse & Fine Weight Splitting. CoRR abs/2312.10588 (2023) - 2022
- [j8]Zhe Jiang
PSpSys: A time-predictable mixed-criticality system architecture based on ARM TrustZone. J. Syst. Archit. 123: 102368 (2022) - [j7]Qingling Zhao, Mengfei Qu, Bo Huang, Zhe Jiang, Haibo Zeng:
Schedulability analysis and stack size minimization for adaptive mixed criticality scheduling with semi-Clairvoyance and preemption thresholds. J. Syst. Archit. 124: 102383 (2022) - [j6]Zhe Jiang, Kecheng Yang, Nathan Fisher, Neil C. Audsley, Zheng Dong
Towards an energy-efficient quarter-clairvoyant mixed-criticality system. J. Syst. Archit. 130: 102683 (2022) - [j5]Zhe Jiang
BlueVisor: Time-Predictable Hardware Hypervisor for Many-Core Embedded Systems. IEEE Trans. Computers 71(9): 2205-2218 (2022) - [j4]Zhe Jiang
Toward an Analysable, Scalable, Energy-Efficient I/O Virtualization for Mixed-Criticality Systems. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(2): 320-333 (2022) - [j3]Zhe Jiang
Bridging the Pragmatic Gaps for Mixed-Criticality Systems in the Automotive Industry. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(4): 1116-1129 (2022) - [c17]Ran Wei
Designing critical systems with iterative automated safety analysis. DAC 2022: 181-186 - [c16]Zhe Jiang, Kecheng Yang, Neil C. Audsley, Nathan Fisher, Weisong Shi, Zheng Dong
BlueScale: a scalable memory architecture for predictable real-time computing on highly integrated SoCs. DAC 2022: 1261-1266 - 2021
- [c15]Zhe Jiang, Kecheng Yang, Yunfeng Ma, Nathan Fisher, Neil C. Audsley, Zheng Dong
I/O-GUARD: Hardware/Software Co-Design for I/O Virtualization with Guaranteed Real-time Performance. DAC 2021: 1159-1164 - [c14]Yankai Wang, Dawei Yang, Wei Zhang, Zhe Jiang, Wenqiang Zhang:
Adaptable Ensemble Distillation. ICASSP 2021: 1675-1679 - [c13]Zhe Jiang, Neil C. Audsley, Dayu Shill, Kecheng Yang, Nathan Fisher, Zheng Dong
Brief Industry Paper: AXI-InterconnectRT: Towards a Real-Time AXI-Interconnect for System-on-Chips. RTAS 2021: 437-440 - [c12]Pan Yang, Pan Dong, Zhe Jiang, Jintao Xia, Yan Ding:
Work-in-Progress: a static partition for shared cache in mixed-time-sensitive system with balanced performance. RTCSA 2021: 210-212 - [c11]Zhe Jiang, Xiaotian Dai, Neil C. Audsley:
HIART-MCS: High Resilience and Approximated Computing Architecture for Imprecise Mixed-Criticality Systems. RTSS 2021: 290-303 - 2020
- [j2]Pan Dong, Zhe Jiang, Alan Burns, Yan Ding, Jun Ma
Build real-time communication for hybrid dual-OS system. J. Syst. Archit. 107: 101774 (2020) - [c10]Shuai Zhao, Zhe Jiang, Xiaotian Dai
Timing-Accurate General-Purpose I/O for Multi- and Many-Core Systems: Scheduling and Hardware Support. DAC 2020: 1-6 - [c9]Dawei Yang, Xinlei Li, Xiaotian Dai
All In One Network for Driver Attention Monitoring. ICASSP 2020: 2258-2262 - [c8]Zhe Jiang, Shuai Zhao, Pan Dong, Dawei Yang, Ran Wei, Nan Guan
Re-Thinking Mixed-Criticality Architecture for Automotive Industry. ICCD 2020: 510-517 - [c7]Zhe Jiang, Kecheng Yang, Nathan Fisher, Neil C. Audsley, Zheng Dong
Pythia-MCS: Enabling Quarter-Clairvoyance in I/O-Driven Mixed-Criticality Systems. RTSS 2020: 38-50
2010 – 2019
- 2019
- [j1]Zhe Jiang
BlueIO: A Scalable Real-Time Hardware I/O Virtualization System for Many-core Embedded Systems. ACM Trans. Embed. Comput. Syst. 18(3): 19:1-19:25 (2019) - [c6]Zhe Jiang, Neil C. Audsley, Pan Dong, Nan Guan
MCS-IOV: Real-Time I/O Virtualization for Mixed-Criticality Systems. RTSS 2019: 326-338 - [c5]Pan Dong, Zhe Jiang, Alan Burns, Yan Ding, Jun Ma:
Work-in-Progress: Real-Time RPC for Hybrid Dual-OS System. RTSS 2019: 532-535 - 2018
- [b1]Zhe Jiang:
Real-time I/O system for many-core embedded systems. University of York, UK, 2018 - [c4]Zhe Jiang
BlueVisor: A Scalable Real-Time Hardware Hypervisor for Many-Core Embedded Systems. RTAS 2018: 75-84 - [c3]Pan Dong, Alan Burns, Zhe Jiang
TZDKS: A New TrustZone-Based Dual-Criticality System with Balanced Performance. RTCSA 2018: 59-64 - 2017
- [c2]Zhe Jiang
GPIOCP: Timing-accurate general purpose I/O controller for many-core real-time systems. DATE 2017: 806-811 - [c1]Zhe Jiang
VCDC: The Virtualized Complicated Device Controller. ECRTS 2017: 5:1-5:21
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from ,
, and
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and
to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2026-05-11 00:21 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: