A Novel In-DRAM Accelerator Architecture for Binary Neural Network. - Choi, Haerang; Lee, Yosep; Kim, Jae-Joon; Yoo, Sungjoo (2020)

A 1.2V 38nm 2.4Gb/s/pin 2Gb DDR4 SDRAM with bank group and ×4 half-page architecture. - Koo, Kibong; Ok, Sunghwa; Kang, Yonggu; Kim, Seungbong; Song, Choungki; Lee, Hyeyoung; Kim, Hyungsoo; Kim, Yongmi; Lee, Jeonghun; Oak, Seunghan; Lee, Yosep; Lee, Jungyu; et al. (2012)