default search action
"A FPGA-based Parallel Architecture for Scalable High-Speed Packet ..."
Weirong Jiang, Viktor K. Prasanna (2009)
- Weirong Jiang
, Viktor K. Prasanna:
A FPGA-based Parallel Architecture for Scalable High-Speed Packet Classification. ASAP 2009: 24-31
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.