default search action

combined dblp search
author search
venue search
publication search

ask others

"A full chip integrated power and substrate noise analysis framework for ..."

Daisuke Kosaka et al. (2009)

> Home

Details and statistics

DOI: 10.1109/CICC.2009.5280883

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/KosakaBYTLLN09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/KosakaBYTLLN09
Daisuke Kosaka, Yoji Bando, Goichi Yokomizo, Kunihiko Tsuboi, Ying Shiun Li, Shen Lin, Makoto Nagata:
A full chip integrated power and substrate noise analysis framework for mixed-signal SoC design. CICC 2009: 219-222

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.