default search action

combined dblp search
author search
venue search
publication search

ask others

"Enhancing FPGA Performance for Arithmetic Circuits."

Philip Brisk et al. (2007)

> Home

Details and statistics

DOI: 10.1145/1278480.1278565

access: closed

type: Conference or Workshop Paper

metadata version: 2023-10-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/BriskVIP07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/BriskVIP07
Philip Brisk, Ajay Kumar Verma, Paolo Ienne, Hadi Parandeh-Afshar:
Enhancing FPGA Performance for Arithmetic Circuits. DAC 2007: 334-337

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.