default search action

combined dblp search
author search
venue search
publication search

ask others

"Exploiting algorithmic-level memory parallelism in distributed ..."

Yu Bai et al. (2013)

> Home

Details and statistics

DOI: 10.1145/2435264.2435333

access: closed

type: Conference or Workshop Paper

metadata version: 2019-05-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/BaiFLR13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/BaiFLR13
Yu Bai, Abigail Fuentes-Rivera, Mingjie Lin, Mike Riera:
Exploiting algorithmic-level memory parallelism in distributed logic-memory architecture through hardware-assisted dynamic graph (abstract only). FPGA 2013: 273

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.