default search action

combined dblp search
author search
venue search
publication search

ask others

"Area-Speed Tradeoffs for Hierarchical Field-Programmable Gate Arrays."

Vi Cuong Chan, David M. Lewis (1996)

> Home

Details and statistics

DOI: 10.1145/228370.228378

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/ChanL96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/ChanL96
Vi Cuong Chan, David M. Lewis:
Area-Speed Tradeoffs for Hierarchical Field-Programmable Gate Arrays. FPGA 1996: 51-57

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.