"Run-Time Performance Optimization of an FPGA-Based Deduction Engine for ..."

Andreas Dandalis, Viktor K. Prasanna, Bharani Thiruvengadam (2001)

Details and statistics

DOI: 10.1007/3-540-44687-7_33

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-21

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.