default search action

combined dblp search
author search
venue search
publication search

ask others

"Accelerating BWA Aligner Using Multistage Data Parallelization on ..."

Shaolong Chen, Miquel A. Senar (2016)

> Home

Details and statistics

DOI: 10.1016/J.PROCS.2016.05.544

access: closed

type: Conference or Workshop Paper

metadata version: 2017-08-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iccS/ChenS16a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccS/ChenS16a
Shaolong Chen, Miquel A. Senar:
Accelerating BWA Aligner Using Multistage Data Parallelization on Multicore and Manycore Architectures. ICCS 2016: 2438-2442

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.