"A scalable parallel hardware architecture for connected component labeling."

Chung-Yuan Lin, Sz-Yan Li, Tsung-Han Tsai (2010)

Details and statistics

DOI: 10.1109/ICIP.2010.5653457

access: closed

type: Conference or Workshop Paper

metadata version: 2019-06-12

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.