"Seamless - a latency-tolerant RISC-based multiprocessor architecture."

Samuel A. Fineberg, Thomas L. Casavant, Brent H. Pease (1992)

Details and statistics

DOI: 10.1145/146628.140511

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.