default search action

combined dblp search
author search
venue search
publication search

ask others

"Sensitivity aware NSGA-II based Pareto front generation for the optimal ..."

O. Bellaaj Kchaou et al. (2016)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2016.07.001

access: closed

type: Journal Article

metadata version: 2022-06-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/KchaouGKPFF16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/KchaouGKPFF16
O. Bellaaj Kchaou, Amel Garbaya, Mouna Kotti, Pedro Pereira, Mourad Fakhfakh, M. Helena Fino:
Sensitivity aware NSGA-II based Pareto front generation for the optimal sizing of analog circuits. Integr. 55: 220-226 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.