default search action
"A multi-processor shared memory architecture for parallel cyclic reference ..."
Rafael D. Lius (1992)
- Rafael D. Lius:
A multi-processor shared memory architecture for parallel cyclic reference counting. Microprocess. Microprogramming 35(1-5): 563-568 (1992)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.