default search action

combined dblp search
author search
venue search
publication search

ask others

"A 2.5-Gb/s clock and data recovery IC with tunable jitter characteristics ..."

Keiji Kishine et al. (1999)

> Home

Details and statistics

DOI: 10.1109/4.766814

access: closed

type: Journal Article

metadata version: 2022-07-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/KishineITI99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/KishineITI99
Keiji Kishine, Noboru Ishihara, Ken-ichi Takiguchi, Haruhiko Ichino:
A 2.5-Gb/s clock and data recovery IC with tunable jitter characteristics for use in LANs and WANs. IEEE J. Solid State Circuits 34(6): 805-812 (1999)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.