default search action

combined dblp search
author search
venue search
publication search

ask others

"Designing interconnection buses in VLSI and WSI for maximum yield and ..."

Israel Koren, Zahava Koren, Dhiraj K. Pradhan (1988)

> Home

Details and statistics

DOI: 10.1109/4.330

access: closed

type: Journal Article

metadata version: 2024-11-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/KorenKP88
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/KorenKP88
Israel Koren, Zahava Koren, Dhiraj K. Pradhan:
Designing interconnection buses in VLSI and WSI for maximum yield and minimum delay. IEEE J. Solid State Circuits 23(3): 859-866 (1988)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.