default search action

combined dblp search
author search
venue search
publication search

ask others

"A 79.2-μW 19.5-kHz-BW 94.8-dB-SNDR Fully Dynamic DT ΔΣ ADC ..."

Akira Matsuoka et al. (2023)

> Home

Details and statistics

DOI: 10.1109/TCSII.2023.3255866

access: open

type: Journal Article

metadata version: 2023-09-12

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/tcasII/MatsuokaKNFI23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasII/MatsuokaKNFI23
Akira Matsuoka, Yo Kumano, Tomohiro Nezuka, Yoshikazu Furuta, Tetsuya Iizuka:
A 79.2-μW 19.5-kHz-BW 94.8-dB-SNDR Fully Dynamic DT ΔΣ ADC Using CLS-Assisted FIA With Sampling Noise Cancellation. IEEE Trans. Circuits Syst. II Express Briefs 70(8): 2759-2763 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.