default search action

combined dblp search
author search
venue search
publication search

ask others

"A 4-GHz All Digital PLL With Low-Power TDC and Phase-Error Compensation."

Ja-Yol Lee et al. (2012)

> Home

Details and statistics

DOI: 10.1109/TCSI.2012.2206500

access: closed

type: Journal Article

metadata version: 2020-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/LeePMKPY12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/LeePMKPY12
Ja-Yol Lee, Mi-Jeong Park, Byung-Hun Min, Seongdo Kim, Mun-Yang Park, Hyun-Kyu Yu:
A 4-GHz All Digital PLL With Low-Power TDC and Phase-Error Compensation. IEEE Trans. Circuits Syst. I Regul. Pap. 59-I(8): 1706-1719 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.