default search action

combined dblp search
author search
venue search
publication search

ask others

"A 0.89-mW 1-MHz 62-dB SNDR Continuous-Time Delta-Sigma Modulator With an ..."

Chan-Hsiang Weng et al. (2011)

> Home

Details and statistics

DOI: 10.1109/TCSII.2011.2172709

access: closed

type: Journal Article

metadata version: 2020-05-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/WengLCL11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/WengLCL11
Chan-Hsiang Weng, Chen-Chien Lin, Yu-Cheng Chang, Tsung-Hsien Lin:
A 0.89-mW 1-MHz 62-dB SNDR Continuous-Time Delta-Sigma Modulator With an Asynchronous Sequential Quantizer and Digital Excess-Loop-Delay Compensation. IEEE Trans. Circuits Syst. II Express Briefs 58-II(12): 867-871 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.