default search action

combined dblp search
author search
venue search
publication search

ask others

"Analog In-memory Circuit Design of Polynomial Multiplication for Lattice ..."

Sichun Du et al. (2024)

> Home

Details and statistics

DOI: 10.1145/3605891

access: closed

type: Journal Article

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tecs/DuLSXHZ24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tecs/DuLSXHZ24
Sichun Du, Jun Li, Chen Sun, Pingdan Xiao, Qinghui Hong, Jiliang Zhang:
Analog In-memory Circuit Design of Polynomial Multiplication for Lattice Cipher Acceleration Application. ACM Trans. Embed. Comput. Syst. 23(6): 88:1-88:24 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.