default search action

combined dblp search
author search
venue search
publication search

ask others

"Exploiting Timing Error Resilience in Processor Architecture."

John Sartori, Rakesh Kumar (2013)

> Home

Details and statistics

DOI: 10.1145/2465787.2465791

access: closed

type: Journal Article

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tecs/SartoriK13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tecs/SartoriK13
John Sartori, Rakesh Kumar:
Exploiting Timing Error Resilience in Processor Architecture. ACM Trans. Embed. Comput. Syst. 12(2s): 89:1-89:25 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.