default search action

combined dblp search
author search
venue search
publication search

ask others

"Efficient Design of Low Bitwidth Convolutional Neural Networks on FPGA ..."

Mário P. Véstias et al. (2023)

> Home

Details and statistics

DOI: 10.1145/3546182

access: closed

type: Journal Article

metadata version: 2023-03-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/trets/VestiasDSN23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/trets/VestiasDSN23
Mário P. Véstias, Rui Policarpo Duarte, José T. de Sousa, Horácio C. Neto:
Efficient Design of Low Bitwidth Convolutional Neural Networks on FPGA with Optimized Dot Product Units. ACM Trans. Reconfigurable Technol. Syst. 16(1): 13:1-13:36 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.