default search action

combined dblp search
author search
venue search
publication search

ask others

"Tunnel FETs for Ultra-Low Voltage Digital VLSI Circuits: Part ..."

Massimo Alioto, David Esseni (2014)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2013.2293153

access: closed

type: Journal Article

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/AliotoE14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/AliotoE14
Massimo Alioto, David Esseni:
Tunnel FETs for Ultra-Low Voltage Digital VLSI Circuits: Part II-Evaluation at Circuit Level and Design Perspectives. IEEE Trans. Very Large Scale Integr. Syst. 22(12): 2499-2512 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.