default search action

combined dblp search
author search
venue search
publication search

ask others

"A 28-nm CMOS 7-GS/s 6-bit DAC With DfT Clock and Memory Reaching SFDR ..."

Georgi I. Radulov, Patrick J. Quinn, Arthur H. M. van Roermund (2015)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2014.2350540

access: closed

type: Journal Article

metadata version: 2020-03-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/RadulovQR15a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/RadulovQR15a
Georgi I. Radulov, Patrick J. Quinn, Arthur H. M. van Roermund:
A 28-nm CMOS 7-GS/s 6-bit DAC With DfT Clock and Memory Reaching SFDR >50 dB Up to 1 GHz. IEEE Trans. Very Large Scale Integr. Syst. 23(9): 1941-1945 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.