default search action

combined dblp search
author search
venue search
publication search

ask others

"Parallel Doubly Fed Symbol Timing Recovery Algorithm and FPGA ..."

Nan Zhang et al. (2023)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2023.3311472

access: closed

type: Journal Article

metadata version: 2023-12-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/ZhangFZG23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/ZhangFZG23
Nan Zhang, Jinghan Feng, Peixin Zhang, Fengkui Gong:
Parallel Doubly Fed Symbol Timing Recovery Algorithm and FPGA Implementation for Burst Broadband Satellite Access. IEEE Trans. Very Large Scale Integr. Syst. 31(12): 2102-2111 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.