default search action
30th ICECS 2023: Istanbul, Turkey
- 30th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2023, Istanbul, Turkey, December 4-7, 2023. IEEE 2023, ISBN 979-8-3503-2649-9
- Lorenzo Stevenazzi, Andrea Baschirotto, Marcello De Matteis:
Static Noise Margin in 16 nm FinFET 6T and 8T SRAM Cells for Compute-in-Memory. 1-4 - Hugo Le Blevec, Mathieu Léonardon, Hugo Tessier, Matthieu Arzel:
Pipelined Architecture for a Semantic Segmentation Neural Network on FPGA. 1-4 - Lucas Grativol, Mathieu Léonardon, Guillaume Muller, Virginie Fresse, Matthieu Arzel:
Federated learning compression designed for lightweight communications. 1-4 - Xu Lu, Michael Peter Kennedy:
Further Insights into Spur Immunity in MASH-Based Fractional-N CP-PLLs with Polynomial Nonlinearities. 1-5 - Emmanouil Kavvousanos, Ioannis Kouretas, Vassilis Paliouras, Thanos Stouraitis:
A Regularization Approach to Maximize Common Sub-Expressions in Neural Network Weights. 1-4 - Hong-Yi Huang, Chun-Wei Wu, Nieva M. Mapula
:
RF Energy Harvesting with Wide Input Power Range. 1-4 - Leena El Neel, M. Sami Zitouni
Forecasting Global Mean Sea Level Rise using Autoregressive Models. 1-4 - Sowmyashree S, Hitesh Shrimali:
Fully Monolithic 1A Thermoelectric Cooler Controller with 90% Efficiency. 1-4 - Minseok Lee, Dongsu Lee, Jeongjin Roh:
Bootstrap Capacitor Charge Control Method for GaN-based 4-Switch Buck-Boost Converter. 1-4 - Omer Sabri Emeksiz, Mert Eren Agcabay, Engin Masazade, Suat Selim, Taner Boysan:
A Reinforcement Learning Model for Industrial Filling Process Control. 1-4 - Yujing Gan, Raimon Casanova, Yavuz Degerli, Sebastian Grinstein, Fabrice Guilloux, Jean-Pierre Meyer, Philippe Schwmeling, Guangming Huang:
MiniCACTUS-V2: AHEP ASIC Prototype for 50ps Time Resolution. 1-4 - Qixing Zhang, Hao Sun, Qi Deng, Heng Yu
NORB: A Stream-Based and Non-Blocking FPGA Accelerator for ORB Feature Extraction. 1-4 - Michael Rogenmoser
Trikarenos: A Fault-Tolerant RISC-V-based Microcontroller for CubeSats in 28nm. 1-4 - Roberto Andrino Robles, Tomochika Harada:
A 0.6V Beat-Frequency ADC with Processing of Oscillator Internal States for Resolution Improvement. 1-4 - Haveen Yaseen Hussein Al-Zahawi, Mohammad Sajjad Bayati, Sahereh Sahandabadi, Ali Dianat:
Design and Simulation of an Array Microstrip Yagi-Uda antenna for 5G. 1-4 - Berkay Kebapciogglu, Mehmet Alperen Baltaci, Sedat Kilinç, B. Siddik Yarman
A Bandpass Filtering Approach Using Commensurate Transmission Lines. 1-4 - Adil Malik, Christos Papavassiliou:
A Memristive True Random Number Generator. 1-4 - Roya Alizadeh, Yvon Savaria, Chahé Nerguizian:
Enabling Human Activity Recognition in Smart Public Transportation Systems in Presence of Dataset Imbalance. 1-5 - Mathieu Guerin, Fayrouz Haddad, Md-Hossain Sazzad, Ivan Kaufmann, Christian Hedayat, Wenceslas Rahajandraibe, Rémy Vauché, Ulrich Hilleringmann:
Efficient Co-Design Methodology combinig Fast and Accurate System-level Simulations with Transistor-level Characterization. 1-4 - Okan Çalis
Optimization of the Eigenvalue Decomposition of Floating-Point Matrices on the TMS320C6672 Digital Signal Processor. 1-4 - Ryoma Sasaki, Duckgyu Shin, Naoya Onizawa, Takahiro Hanyu:
Improving Stochastic Quantum-Like Annealing Based on Rerandomization. 1-4 - Eugen Pfann, Gregor Waizenauer, Mario Huemer:
A Wearable Belt Mounted Ultrasound Arm Motion Tracking System. 1-4 - Nouhaila Rzaik, Cédric Dehos, Mykhailo Zarudniev, Alexandre Siligaris, José Luis González:
Minimum Signal-To-Noise Ratio For High Classification Radar Accuracy. 1-4 - Yunus Emre Eryilmaz, Hasan Erdem Yantir, Müstak E. Yalçin:
An Open-Source eFPGA-based SoC Design for Computation Acceleration. 1-4 - Kaicong Dong, Hua Fan, Wei Zhou, Jing Luo:
A High-efficiency Incremental Zoom SAR ΣΔ Capacitance-to-Digital Converter. 1-4 - Francesco Spreafico
A 55nm CMOS, 2.6 and worst case 6.8ppm/°C, 1.2V supply and -85dB PSR curvature compensated bandgap reference circuit for MEMS microphones. 1-4 - Stefano D'Amico, Giuseppe E. Biccario, Antonio Vincenzo Radogna, Massimo de Vittorio, Giuseppe Grassi:
A 0.36-mm2 Fully Integrated Electronic Interface for PiezoMEMS in 0.35 μm CMOS technology. 1-4 - Ahmet Çelik, Fatih Yilmaz, Mehmet Anil Korkmaz, Berna Ors:
Implementation of CRYSTALS-Kyber Post-Quantum Algorithm Using RISC-V Processor. 1-4 - Bakr Al Beattie, Sebastian Jenderny, Jonas Röhrig, Karlheinz Ochs
Light-Controlled Switching of Gait Patterns in a Central Pattern Generator: Circuit Design and Emulation. 1-4 - Jon Gutiérrez-Zaballa
Rapid Deployment of Domain-specific Hyperspectral Image Processors with Application to Autonomous Driving. 1-6 - Antoine Verreault, Paul-Vahé Cicek, Alexandre Robichaud:
A Lean Noise-Cancelling Sturdy MASH Delta-Sigma ADC with a Noise-Shaping SAR Stage. 1-4 - Charalampos Papadakis, Leandro Mateus Giacomini Rocha, Francky Catthoor, Nick Van Helleputte, Dwaipayan Biswas
AusculNET: A Deep Learning framework for Adventitious Lung Sounds Classification. 1-4 - Jung Sik Kim, Jeongjin Roh:
Design of High PSRR Bandgap Reference Using Impedance-Splitting Negative-R-Assisted Technique. 1-4 - Ghazal Rahimzadeh, Darius Nahavandi, Shady M. K. Mohamed, Pawel Plawiak, Saeid Nahavandi, Houshyar Asadi:
Artificial Intelligence-based Motion Sickness Detection: A Survey. 1-8 - Oguzhan Oezdamar, Semen Syroiezhin, Valentyn Solomko:
Optimization of Third Order Nonlinearities in MOSFET-Based Capacitive Antenna Aperture Tuner Devices. 1-4 - Elisabetta Moisello, Piero Malcovati, Edoardo Bonizzoni:
A Compact-Area Low-Power Temperature Sensor Featuring High Supply Voltage Scalability. 1-4 - Dmytro Petryk, Zoya Dyka, Milos Krstic, Jan Belohoubek
On the Influence of the Laser Illumination on the Logic Cells Current Consumption : First measurement results. 1-6 - Seyed Ahmad Mirsalari
Optimizing Self-Organizing Maps for Bacterial Genome Identification on Parallel Ultra-Low-Power Platforms. 1-8 - Lautaro N. Petrauskas
Modeling of a Nonvolatile Organic Memory Device with Memcapacitve Properties. 1-4 - Khalid Javeed:
FPGA Implementation of Area-Time Aware ECC Scalar Multiplication Core. 1-4 - Ali Murtaza, Muhammad Adeel Pasha, Shahid Masud, Muhammad Yasir Qadri, Abdul Basit:
FPGA Based Intelligent Hardware Trojan Design and its SoC Implementation. 1-4 - Philipp Gérard Tréemuel, Efstratios Gavves, Christoph Würsch, Klaus Frick, Robin Vetsch:
Parameter-free Neural Field-based Optimal Design of Nonuniform Transmission Lines. 1-4 - Rawan Mohammed, Mohammed E. Fouda, Lobna A. Said, Ahmed G. Radwan:
CNTFET-based Approximate Ternary Adder Design. 1-4 - Ken Asano, Masanori Natsui, Takahiro Hanyu:
Error-Sensitivity-Aware Write-Energy Optimization for an MTJ-Based Binarized Neural Network. 1-4 - Mahyar Pourjabar
Multi-sensory Anti-collision Design for Autonomous Nano-swarm Exploration. 1-5 - Mehmet Aytug Ormanci, Alper Yildirim, Sedat Kilinc:
Design of Application Specific Matching Networks via SRFT for a Monopole Microstrip Antenna. 1-4 - Haidy Samir ElSayed, Minna Tuallah Hussien, Esraa Mohsen Salah, Anss Khaled Farouk, Abdelrahman Tarek Ahmed, Mona Mahmoud Abd El-Hafez, Khaled Salah:
Chatbot as a Virtual Assistant to Retrieve Information from Datasheets Using Memory Controllers Domain Knowledge. 1-7 - Thomas Garbay, Karim Hocine, Khalil Hachicha, Andrea Pinna, Bertrand Granado:
An Empirical Study of Convolutional Neural Network Compressions within Low-Power Devices. 1-4 - Jonathan Saussereau
Design and Implementation of a RISC-V core with a Flexible Pipeline for Design Space Exploration. 1-5 - Mattis Hasler:
Hiding from Hardware Trojan Detectors by Avoiding Rare Events. 1-4 - Christina Dilopoulou, Yiorgos Tsiatouhas
BTI Aging Influence in SRAM-based In-Memory Computing Schemes and its Mitigation. 1-5 - Hakan Çetinkaya, Yasin Talay:
A Low Noise TIA with T-network Feedback Using High Value Gate Controlled PMOS Resistors. 1-4 - Ali Emre Oztas, Ege Ozteke, Mahir Demir, Tankut Akgul:
Implementation of a Hardware Accelerated VVC Decoder on ARM and FPGA. 1-4 - Min-Seok Seol, Bai-Sun Kong:
A Compact Low-Power Time-Domain Winner-Take-All Circuit. 1-4 - Amr N. Abdelrahman
A -96.2dBm / 3.5μW Wake-up Receiver with False Triggering Detection for Human Body Communication. 1-4 - Witesyavwirwa Vianney Kambale, David Krame Kadurha, Ali Deeb, Fadi Al Machot, Taha Bernabia, Kyandoghere Kyamakya:
Transformers in Time Series Forecasting: A brief Analysis of the Autoformer Transfer Learning Performance. 1-6 - Sedat Kilinc, Mehmet Aytug Ormanci, Binboga Siddik Yarman
An SRFT Tool to Design Broadband Microwave Amplifiers with Customized Objective Functions. 1-4 - Bipul Kumar Singh, Manish Pundir, Ambika Prasad Shah:
Current Mirror-based High-Performance Ring Amplifier for Switched Capacitor Circuits. 1-4 - Gabriele Ciarpi, Marco Mestice, Daniele Rossi, Fabrizio Palla, Sergio Saponara:
10 Gb/s Line Driver in 65 nm CMOS Technology for Radiation Environments. 1-4 - Cagla Irmak Rumelili Koksal, Nihat Mert Cicek, Ayse Yilmazer-Metin
Lookupx: Next-Generation Quantization and Lookup Techniques for Empowering Performance and Energy Efficiency. 1-4 - Arthur Cardozo, Morgana M. A. da Rosa, Rafael Soares, Eduardo Costa, Sergio Bampi:
An Ultra Low-Energy VLSI Approximate Discrete Haar Wavelet Transform for ECG Data Compression. 1-4 - Kaicong Dong, Hua Fan, Franco Maloberti, Wei Zhou, Jing Luo:
A low power 1.25fJ/conv-step 12-bit SAR ADC with a high-efficient Dynamic Comparator. 1-4 - M. El-Badi, Ahmed S. Elwakil, Sohaib Majzoub:
Fast Electrochemical Impedance Measurement and Classification System Based on Machine Learning Algorithms. 1-4 - Muhammet Enes Yanik, Ihsan Çiçek, Engin Afacan, Efe Bayrakçeken:
Live Demo: ShortCircuit: An Open-Source ChatGPT Driven Digital Integrated Circuit Front-End Design Automation Tool. 1-2 - Riley Jackson, Maxwell Phillips
High Precision Carry-Look-Ahead Logic for Negation, Absolute Value, and Two's Complement. 1-4 - Po-Hung Lin, Hsiao-Chin Chen, Hao-Ping Ting:
Reconfigurable Linear Amplifier for Envelope-Tracking Hybrid Supply Modulator. 1-4 - Enes Saglican, Abdullah Bayram, Engin Afacan:
Two-Archive Evolutionary Algorithm (TAEA)-Based Multi&Many Objective Analog IC Optimization. 1-4 - Bergoi Ibarlucea
Nanoscale Mem-Devices for Chemical Sensing. 1-5 - Mohammad Mahdi Deramgozin, Slavisa Jovanovic, Naeem Ramzan, Hassan Rabah
Lightweight Attention-Based CNN on Embedded Systems for Emotion Recognition. 1-4 - Cagla Irmak Rumelili Koksal, Nihat Mert Cicek, Ayse Yilmazer-Metin
Optimizing Data Availability and Utilization in Deep Learning Accelerator SoCs. 1-4 - Daniel Sebastião, João Goes:
Design of an 20 GHz Wide-Band Input Buffer. 1-5 - Toshiyuki Inoue, Akira Tsuchiya, Keiji Kishine, Daisuke Ito, Yasuhiro Takahashi
A 4×32-Gb/s VCSEL Driver with Adaptive Feedforward Equalization in 65-nm CMOS. 1-4 - Hadi Lotfi
Design of Compact Current-Drive Power Amplifiers for the Efficient Control of Spin Qubits. 1-4 - Sana Chouaibi, Mohamed Hadj Said, Dorra Nasr, Mossaad Ben Ayed, Denis Flandre, Fares Tounsi:
Mutual Inductance Evaluation Between Two Parallel Conductors on a PCB. 1-5 - Erkin Eryol:
Structured Multi-layer Perceptron Model for fMRI Data. 1-4 - Serkan Senel, Ramazan Yençeri:
A Hardware Accelerator Design for Quaternion to Euler Angles Conversion. 1-4 - Abdulaziz Alshaya, Adil Malik, Andrea Mifsud, Christos Papavassiliou:
Experimental Results of 1C1R Structure Based on Knowm Memristor. 1-5 - Muhammet Enes Yanik, Ihsan Çiçek, Engin Afacan:
ShortCircuit: An Open-Source ChatGPT Driven Digital Integrated Circuit Front-End Design Automation Tool. 1-4 - Mahnoor Aftab, Muhammad Adeel Pasha:
ReDiSto: A Resource-Efficient and Accurate Divider Circuit for Stochastic Computing. 1-4 - Aditya Narayanan
Simulation of Divider Phase Noise and Spurious Tones in Integer-N PLLs. 1-5 - Federico Torri, Tommaso Vergine, Piero Malcovati, Andrea Baschirotto:
Analog Techniques for Low-power High-Performance Switched-Capacitor Sigma-Delta Modulators. 1-4 - Amir Khan
Hardware-Efficient Random-Modulation ΣΔ ADC for Per-Column CS Generation in Vision Sensor. 1-5 - Ugur Cini, Shuai Wang:
A New Source-Coupled Logic Technique: ALSCL. 1-4 - Shabirahmed Badashasab Jigalur, Yen-Cheng Kuan:
A Tensor Singular Value Decomposition Accelerator for Hyperspectral Imaging Applications. 1-4 - Yunhao Hu, Hao Sun, Chunxu Guo, Qi Deng, Yajun Ha:
An Energy-efficient and Fast KNN Search Accelerator for Large Scale Point Cloud Map. 1-4 - Saddam Husain, Damir Kanymkulov, Miras Akhmetov, Galymzhan Nauryzbayev, Mohammad S. Hashmi:
Grey Wolf Optimizer Aided ANN Based Behavioral Modelling Scheme for Fully Printed VO2 Switches. 1-4 - Irfan Akyavas
Design and FPGA Implementation of UAV Simulator for Fast Prototyping. 1-4 - Kota Hara, Satoshi Komatsu:
A PVT Variation Dependencies of VCO in Frequency Locked Loop. 1-4 - Mohamed Rayane Lakehal, Hassiba Nemmour, Mohamed Lamine Bouibed, Yakout Fetmouche, Melissa Harchaoui, Youcef Chibani:
CNN Ensembles for Pear Leaf Disease Severity Estimation. 1-5 - Witesyavwirwa Vianney Kambale, Ali Deeb, Taha Bernabia, Fadi Al Machot, Kyandoghere Kyamakya:
Ensemble Transfer Learning for Time Series Forecasting: A Comparative Sensitivity Analysis of Two Shallow Networks. 1-7 - Running Guo, Ruolan Jia, Stefan Pechmann, Marc Reichenbach, Amelie Hagelauer:
A High-speed Low-power Sense Amplifier for the RRAM Array with Multi-level Reading Function using 130-nm Technology. 1-4 - Xinzhe Liu, Jianwen Luo, David Blinder, Fupeng Chen, Heng Yu
Data Partition Optimization for High Energy Efficiency by Decoupling Local Dependence in Holographic Video Decoder. 1-4 - Abraham Perez-Alonzo, Fernando Velázquez-Carreón
Data acquisition based on a single-board computer for a low-frequency optical accelerometer. 1-4 - Yusuf Deniz Tandoean
10W Power Amplifier Design for sub-6GHz 5G Band via Virtual Gain Optimization. 1-4 - Laura Mazón Maldonado, Mahdieh Shojaei Baghini, Roghaieh Parvizi, Hadi Heidari:
Enhancing Isolation in Solidly Mounted Resonators for Brain Implantable Microbots. 1-4 - Patrícia U. L. da Costa, Morgana M. A. da Rosa, Rafael Soares, Eduardo A. C. da Costa, Sergio Bampi:
An Optimized VLSI Exponential Unit Design Exploring Efficient Arithmetic Operation Strategies. 1-4 - Iman Dadras, Sakineh Seydi, Mohammad Hasan Ahmadilivani, Jaan Raik, Mostafa E. Salehi:
Fully-Fusible Convolutional Neural Networks for End-to-End Fused Architecture with FPGA Implementation. 1-5 - Chia-Heng Yen, Jin-Tai Yan:
Layer-Minimization-Oriented GNR Area Routing. 1-4 - Elif Ecem Akbaba, Bilge Günsel, Filiz Gurkan:
Improved Scene Classification by Dynamic CNNs. 1-4 - Amira Zemouri, Ali Rida Ismail, Slavisa Jovanovic, Hassan Rabah
Embedded 1D Convolutional Network based ECG Classification Platform for Remote Health Monitoring. 1-4 - Ulas Sedat Aydin, Abdulla Ahmadkhan, Gonul Gunal Degirmendereli, Fatos Tünay Yarman Vural:
Early Diagnosis of Alzheimer Disease with Shannon Information Source Model of the Brain. 1-4 - Markus Graber, Klaus Hofmann:
Flexible Routing to Overcome the Embedding Bottleneck of Oscillator-based Ising Machines. 1-4 - Morgana M. A. da Rosa, Eduardo Costa, Rafael Soares, Sergio Bampi:
Accuracy-, Delay- and Area-Driven Evaluation of Lower-Part Approximate Parallel Prefix Adder. 1-4 - Xiaowei Liu, Edoardo Bonizzoni, Franco Maloberti, Alper Akdikmen, Haibin Liu, Yao Liu:
Design of Phase-Interpolator Based Open-Loop Fractional Output Dividers. 1-4 - Priyanka Dhiwa, Meraj Ahmad, Hannah Thomson, James F. C. Windmill
Quantitative Assessment of Extensor Carpi Radialis Muscle Thickness Change Using the Pulse-Echo Method. 1-4 - Leonardo Heitich Brendler, Hervé Lapuyade, Yann Deval, Ricardo Reis, François Rivet:
A Tool for Automatic Radiation-Hardened SRAM Layout Generation. 1-4 - Alessandro Liotta, Elisabetta Moisello, Giovanni Frattini, Pietro Giannelli, Piero Malcovati, Edoardo Bonizzoni:
An S-Matrix-Based Model of a Capacitive-Inductive Channel for Wireless Power and Data Transmission. 1-4 - Engin Çagdas, Hüseyin Aniktar, M. Emin Tunbak, Volkan Fenercioglu, S. Ebru Arikan, Aziz Ulvi Çaliskan:
Modeling and Validation of an Isolated NMOS Transistor in a 0.25 μm SiGe-C BiCMOS Process. 1-4 - Edoardo Barteselli, Luca Sant
Voltage Reference Generator for Audio Interface in 55nm CMOS Technology Node. 1-4 - Leandro Passetti, Benjamín T. Reyes, Damián A. Morero, Mario R. Hueda:
Evaluation of the Performance Impact of Clock Jitter and Phase Noise in a Two-Band Frequency-Interleaved ADC. 1-4 - Alperen Tunç, Mustafa Berke Yelten:
Linearity Issues in Dual Input Doherty-Outphasing Hybrid Power Amplifier Topology. 1-4 - Domenico Zito, Tan Doan Nhut:
A Compact TIA in 22nm FDSOI CMOS for Qubit Readout in Monolithic Quantum Processors. 1-4 - Engin Çagdas, Hüseyin Aniktar, Hüseyin Serif Savci, Osman Palamutçuogullari:
An X-Band Class-B Push-Pull Power Amplifier on a 0.25 μm SiGe-C Process. 1-4 - Evren Uysal
Reconfigurable Matching Network for Wideband Frequency and Impedance Tuning. 1-4 - Sumit Kumar:
Stability Limited PLL bandwidth Derivation using Impulse Invariance Method. 1-4 - Grazia Lo Sciuto, Pawel Kowol, Pawel Nowak, Waclaw Banas, Salvo Coco, Giacomo Capizzi:
Neural network developed for obstacle avoidance of the four wheeled electric vehicle. 1-4 - Laurent Alacoque, David Coriat, Jean-Michel Tualle, Valentin Espinas, Xavier Alacoque, Anabela Da Silva:
A wide-spectrum 550-1600 nm, 16k VIS + 8 NIR pixels, high-dynamic range image-sensor for biomedical applications. 1-4 - Ali Deeb, Mohamed Salem, Abdalrahman Ibrahim, Witesyavwirwa Vianney Kambale, Joachim Pichler, Fadi Al Machot, Kyandoghere Kyamakya:
A comprehensive generalization of a Graph-Attention-Network GAT based system towards real IP analog-mixed-signal AMS schematics structure recognition. 1-6 - Jürgen Oehm
A Constant - Vov/-gm Technique based on a Self-Biased Current Source for MOS Transistors. 1-4 - Bryan Christopher P. Bascos, Eric John L. Panganiban, Marc D. Rosales, Paul Jason Co, John Richard E. Hizon:
An Indoor Smart Farm Sensor Node with Energy Harvesting System. 1-4 - Marco Massarotto
Adiabatic Spiking Neurons and Synapses for Ultra-Low Energy Neuromorphic Computing. 1-4 - Yosra Gargouri, Nicolas Ravot, Mariem Slimani, Mickael Cartron:
Enhancing Reflectometry Systems with CHIRP-OMTDR and Compressed Sensing: A Study on Signal Recovery Quality. 1-4 - Reza Shokri, Yarallah Koolivand, Omid Shoaei, Orazio Aiello, Daniele D. Caviglia:
Multipolar Stimulator for DBS Application with Concurrent Imbalance Compensation. 1-4 - Tolga Tüfekçi, Yalçin Sadi, Hüseyin Safak Esenyurt:
Time of Arrival Estimation Performance of VDES-R Mode with the Presence of Multipath Propagation. 1-4 - Pavan Kumar Ganjimala
A Low Complexity Block-oriented Functional Link Adaptive Filtering Algorithm. 1-5 - Salih Furkan Atici, Hongyi Pan, Mohammed H. Elnagar, Veerasathpurush Allareddy, Rashid Ansari, Omar Suhaym, Ahmet Enis Çetin:
A Collaborative Fusion of Vision Transformers and Convolutional Neural Networks in Classifying Cervical Vertebrae Maturation Stages. 1-4 - Davide del Giudice, Federico Bizzarri, Daniele Linaro, Angelo Maurizio Brambilla
Initialization of modular multilevel converters based on the shooting method. 1-4 - Marko Jaklin, Daniel García-Lesta, Paula López
CDS Free Frame Differencing Event Vision Pixel with Lateral Overflow Capacitor for Dynamic Range Extension. 1-4 - Carlos Escuin, Fernando García-Redondo
MNEMOSENE++: Scalable Multi-Tile Design with Enhanced Buffering and VGSOT-MRAM based Compute-in-Memory Crossbar Array. 1-5 - Paolo Arena, Alessia Li Noce, Gabriele Puglisi, Luca Patanè:
Two-leg balancing in a quadrupedal robot via hypercomplex neural networks. 1-5 - Yusuf K. Hanoglu, Bilge Günsel, Meltem Gulbas:
Vehicle Crowd Analysis via Transfer Learning. 1-4 - Landon Schmucker, Payman Zarkesh-Ha, Luke Emmert, Wolfgang Rudolph, Vitaly Gruzdev
A Subthreshold CMOS Inverter-Based Amplifier for Low Power and Low Noise Applications. 1-4 - Pragya P. Malakar, John Pigott:
A 340 nA/MHz Low Power FLL-based RC Oscillator with < 1.5 % variation from -40 °C to 175 °C. 1-4 - Kuo-Hsing Cheng, Chun-Yao Chang, Hong-Yi Huang, Yun-Teng Shih:
A Low Power 16 Gbps CTLE and Quarter-Rate DFE With Single Adaptive System. 1-4 - Sandra George, Mengqi Cui, Padmanava Sen:
A 24-28 GHz Tunable LNA in 22nm FDSOI Technology. 1-4 - Arturo Buscarino, Carlo Famoso, Danilo Comminiello, Luca Patané:
Quaternion Neural Networks for Multidimensional Applications: An Overview. 1-4 - Jaya Satyanarayana Yarragunta, Antonio Aprile
Thermal Noise Analysis of Accumulation-based S/H Circuit for Shunt Current Sensing. 1-4 - Recep Bugra Uludag, Serhat Çagdas, Yavuz Selim Isler, Neslihan Serap Sengör, Ismail Akturk:
Exploring Scaling Efficiency of Intel Loihi Neuromorphic Processor. 1-4 - Bjoern Driemeyer, Paul Kaesser, Maurits Ortmanns:
Optimum Position of Digital DAC Error Correction relative to the Decimation Filter in ΔΣ ADCs. 1-4 - Alok Baluni, Shanthi Pavan:
A 13.5 mW Decimator for a 20 MHz bandwidth CTΔΣ Modulator using poly-phase decomposition techniques. 1-6 - Zhipeng Li, Jian Guan, Haoning Sun, Yuqi Lin, Wenji Mo, Jingjing Liu:
A Low-Voltage Wide Swing Image Sensor with Simultaneous Energy Harvesting and Imaging Modes. 1-4 - Khaled Humood, Alexander Serb, Shiwei Wang, Themis Prodromakis:
Power, Performance and Area Optimization of Parallel Load Counters through Logic Minimization and TSPC-FF Utilization. 1-5 - Joseph Karl Salva, Nicole Betina P. Pascual, Marinella Dennise V. Guzman, Jaybie A. de Guzman, John Richard E. Hizon, Marc D. Rosales:
VitalAir: Wearable Air Quality Monitoring Platform for Personal Exposure. 1-4 - Evren Uysal
A Broadband Frequency Tunable Diamond-Shaped Metamaterial Resonator Using Varactor Diodes. 1-4 - Negin Ghahremani Arekhloo, Hossein Parvizi, Siming Zuo, Huxi Wang, Kianoush Nazarpour, Hadi Heidari:
Investigating the Advantages of Magnetomyography in Assistive Healthcare Technology. 1-4 - Hong-Yi Huang, Yu-Ming Tsao, Angelo Nico M. Daroy, Kuo-Hsing Cheng:
A 1~50mA 20ns Settling Time Low Dropout Regulator. 1-4 - Federico Bizzarri, Paolo Nora, G. Ivan, M. Tanase, Angelo Maurizio Brambilla
On the Use of Buck ICs in the Implementation of the Non-Inverting Buck-Boost Topology. 1-4 - Abdulrahman Aliyu, Luai M. Alhems:
Robust Nonlinear Backstepping FTSMC of a Quadrotor UAV-Suspended Load System with Obstacle Avoidance and Swing Attenuation. 1-7 - Gabriel Lima Jacinto, Cínthia Schneider, Alexandra L. Zimpeck, Mateus Grellert
Fast and Low-Error Prediction of Logic Gate Cell Characterization. 1-4 - Matteo De Ferrari, Francesco Stilgenbauer, Edoardo Botti, Cristiano Meroni, Edoardo Bonizzoni, Piero Malcovati:
Design of an Optimized 120-dB Dynamic Range Current-Steering DAC for Class-D Audio Amplifier. 1-4 - Shahenda M. Abdelhafiz, Mohamed E. Fouda, Lobna A. Said, Ahmed G. Radwan:
Capacitive Power Transfer Modeling of Charging Inner-body Devices. 1-4 - Bjoern Driemeyer, Paul Kaesser, Holger Mandry, David-Peter Wiens, Maurits Ortmanns:
A Feasibility Study on a Switched-Capacitor Based PUF in 28 nm Technology. 1-4 - Andrea Gallone, Piero Malcovati:
Multi-bit Receivers for High-Speed Communication over CAN Bus. 1-4 - Paul Kaesser, Johannes Wagner, Omar Ismail, Bjoern Driemeyer, Maurits Ortmanns:
Quantizer Gain in Incremental Delta-Sigma ADCs. 1-4 - Kashif Khan, Saddam Husain, Galymzhan Nauryzbayev, Mohammad S. Hashmi:
Development and Evaluation of ANN, ACOR-ANN, ALO-ANN Based Small-Signal Behavioral Models for GaN-on-Si HEMT. 1-4 - Hakan Taskrian, Furkan Enes Hacimustafaoglu, Enes Saglican, Engin Afacan:
ANN-Powered Reinforcement Learning-Based Analog Circuit Optimization. 1-4 - Mustafa Mert Esen, Sükrü Uzun, Emre Göncü:
FPGA Latch Primitive based Efficient True Random Number Generators. 1-8 - Lokmane Demagh, Patrick Garda, Cédric Gilbert, Khalil Hachicha:
Transport mode recognition for smart eyewear using multimodal audio and accelerometer data. 1-4 - Gianfranco Di Marco, Danilo Comminiello, Michele Scarpiniti, Aurelio Uncini:
Quaternion Gated Recurrent Units for Renewable Energy: Improving Power Forecasting. 1-4 - Kangkang Sun, Hua Wu, Jian Guan, Zhipeng Li, Jingjing Liu:
Modeling for Low Power Bypass Window SAR ADC Based on Highest Weight Capacitor Splitting. 1-4 - Sebastian Brandhofer, Ziang Chen, Li-Wei Chen, Xianyue Zhao, Nan Du
Exploring Gate-Diversity Enabled by Reconfigurable Memristive Technology. 1-5 - Rohit Rohit, Shivam Dudeja, Madhav Rao:
VLUT: Design and Evaluation of Variable band LUT to realize Activation Functions. 1-4 - Kuan-Yu Chen, Ming-Der Shieh:
Area-Efficient VLSI Architecture of Key Switching for BGV Fully Homomorphic Encryption. 1-4 - Andrea Galimberti
HLS-based acceleration of the BIKE post-quantum KEM on embedded-class heterogeneous SoCs. 1-4 - Arturo Buscarino, Carlo Famoso, Luigi Fortuna, Gabriele Puglisi:
Fast hypercomplex neural networks for modeling Venus planetary orbit. 1-4 - Nimish Mathure, Sudarshan K. Srinivasan, Kushal K. Ponugoti
Hardware Mitigation and Verification For Rogue In-Flight Data Load Attacks. 1-4 - Alptekin Vardar, Aamir Munir, Nellie Laleni, Sourav De, Thomas Kämpfe:
Hardware Aware Spiking Neural Network Training and Its Mixed-Signal Implementation for Non-Volatile In-Memory Computing Accelerators. 1-4 - Juan Luis Soler-Fernández, Omar Romera, Ángel Dieguez, Joan Daniel Prades, Oscar Alonso:
Ultra-low power readout electronics for wireless gas sensors in IoT. 1-4 - Samuel Riedel, Matheus A. Cavalcante, Manos Frouzakis, Domenic Wüthrich, Enis Mustafa, Arlind Billa, Luca Benini:
MinPool: A 16-core NUMA-L1 Memory RISC-V Processor Cluster for Always-on Image Processing in 65nm CMOS. 1-4 - Osman Yüksel, Burcu Erkmen:
Hardware - Software Co-Design Approach In Customizable Programmable Logic Based Neuromorphic System Design. 1-4 - Ahmet Samil Demirkol, Alon Ascoli, Ronald Tetzlaff, Jason K. Eshraghian
A Qualitative Approach for the Design of a Locally Active Memristor Based Neuron Circuit. 1-4 - Ioannis K. Chatzipaschalis, Theodoros Panagiotis Chatzinikolaou, Iosif-Angelos Fyrigos, Andrew Adamatzky, Antonio Rubio, Georgios Ch. Sirakoulis:
Memristor-Based Cellular Automata for Natural Language Processing. 1-4 - Anton Geläschus, Md Wasif Absar, Julian A. Singer, Andreas Bahr, Matthias Kuhl:
Low Frequency and Low Power Oscillator using Thyristor-Based Delay Elements for Optoelectronic Implants. 1-4 - Abdelrahman Tawfik, Shehab Hosny, Sara Hisham, Ali Amr Farouk, Doha Mustafa, Samaa Abdel Moaty, Ahmed Gamal, Khaled Salah:
A Design of An Autoencoder-Based Audio Compression and Decompression System. 1-6 - Enes Okay Koç, Özgür Murat Polat, Ibrahim Halil Giden, Onur Ferhanoglu:
Temporal Analysis of a Generic Uncooled Detector Response Under Extreme Environmental Conditions. 1-4 - Muhammad Umair Khan
Vacancy Modulated Analog Resistive Switching Memory Device Based on Bilayer of Zn@ZnO/ZnO for Neuromorphic Computing. 1-4 - Lucien Paquien, Baudouin Martineau, Didier Belot, Nathalie Deltimple:
Design of a 37-40GHz bidirectional amplifier for 5G FR2 radio beamforming systems in 22nm CMOS FD-SOI. 1-4 - Feng Liu, Xianyue Zhao, Ziang Chen, Christopher Bengel, Nan Du
Realization of Ternary Łukasiewicz Logic using BiFeO3-based Memristive Devices. 1-4 - Bakr Al Beattie, Bharath Kumar Singh Muralidhar, Max Uhlmann, Gerhard Kahmen, Robert Rieger, Karlheinz Ochs
Electrical and Wave Digital Modeling of CMOS-Based Ring Oscillators. 1-4 - Nellie Laleni, Taha Soliman, Cecilia De la Parra, Franz Müller, Tobias Kirchner, Andre Guntoro, Thomas Kämpfe, Norbert Wehn, T. Jang:
Torwards Variability Immune Scalable FeFET-based Macros for IMC DNN Accelerators. 1-4 - Marwa Chendeb El Rai, Muna Darweesh:
MSLandslide: A MultiSource Segmentation For Remote Sensing Landslide Images. 1-4 - Rodrigo Lopes, Leonardo Antonietti, Morgana M. A. da Rosa, Eduardo Costa, Rafael Soares, Sergio Bampi:
New Energy-Efficient 3-2 and 4-2 Approximate Adder Compressors Topologies. 1-4 - Engin Çagdas, Oguzhan Kizilbey, Metin Yazgi, Osman Palamutçuogullari:
Design of 1.5-6 GHz High Efficiency 50W Power Amplifier Design for sub 6-GHz 5G Systems. 1-4 - Irfan Akyavas
Live Demo: Design and FPGA Implementation of a Component Level UAV Simulator*. 1-2 - Xu Wang
Comparison of DTC-Related Spurs in Fractional-N Digital PLLs with MASH-and-ENOP-based Divider Controllers. 1-5 - Zhao Wang, Bhavani Prasad Yalagala, Mahshid Hafezi
A bioprotein-based flexible and self-powered pressure sensor towards a biomimic of an artificial Pacinian corpuscle. 1-4 - Diana Kalel, Jean-Christophe Brignone, Laurent Fesquet, Katell Morin-Allory:
A Generic CDC Modeling for Data Stability Verification. 1-4 - Berke Akgül
An Activity Factor List for Energy Consumption of SRAM-based CIM Architectures. 1-4 - Johannes Weber, Lei Zhang, Pengcheng Xu, David Borggreve, Frank Vanselow, Eckhard Hennig:
An Enhanced ACBC Three-Stage Amplifier Using Complementary Indirect Miller Compensation. 1-5
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-10-31 20:03 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: