default search action
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Volume 3
Volume 3, Number 1, March 1995
- Mani B. Srivastava, Miodrag Potkonjak:
Optimum and heuristic transformation techniques for simultaneous optimization of latency and throughput. 2-19 - Mani B. Srivastava, Robert W. Brodersen:
System level hardware module generation. 20-35 - Debabrata Ghosh, S. K. Nandy:
Design and realization of high-performance wave-pipelined 8×8 b multiplier in CMOS technology. 36-48 - Mircea R. Stan
, Wayne P. Burleson:
Bus-invert coding for low-power I/O. 49-58 - Michael Nicolaidis, Vladimir Castro Alves, Hakim Bederr:
Testing complex couplings in multiport memories. 59-71 - Krishnendu Chakrabarty
Cumulative balance testing of logic circuits. 72-83 - Jun Dong Cho
A buffer distribution algorithm for high-performance clock net optimization. 84-98 - Brian S. Cherkauer, Eby G. Friedman:
A unified design methodology for CMOS tapered buffers. 99-111 - Steven G. Duvall:
A practical methodology for the statistical design of complex logic products for performance. 112-123 - Jiao Fan, D. Zaleta, Chung-Kuan Cheng, S. H. Lee:
Physical models and algorithms for optoelectronic MCM layout. 124-135 - M. Agarwala, Poras T. Balsara:
An architecture for a DSP field-programmable gate array. 136-141 - Nan-Chi Chou, Chung-Kuan Cheng:
On general zero-skew clock net construction. 141-146 - Shyue-Kung Lu, Jen-Chuan Wang, Cheng-Wen Wu
C-testable design techniques for iterative logic arrays. 146-152
Volume 3, Number 2, June 1995
- Florin Balasa, Francky Catthoor, Hugo De Man:
Background memory area estimation for multidimensional signal processing systems. 157-172 - Paul E. Landman, Jan M. Rabaey:
Architectural power analysis: The dual bit type method. 173-187 - Ashok K. Chandra, Vijay S. Iyengar, D. Jameson, R. V. Jawalekar, Indira Nair, Barry K. Rosen, Michael P. Mullen, J. Yoon, R. Armoni, Daniel Geist, Yaron Wolfsthal:
AVPGEN-A test generator for architecture verification. 188-200 - Ranga Vemuri
Generation of design verification tests from behavioral VHDL programs using path enumeration and constraint programming. 201-214 - Andrés Takach, Wayne H. Wolf:
Scheduling constraint generation for communicating processes. 215-230 - Brian A. A. Antao, Arthur J. Brodersen:
ARCHGEN: Automated synthesis of analog systems. 231-244 - Dan Picker, Ronald D. Fellman:
A VLSI priority packet queue with inheritance and overwrite. 245-253 - Hussein M. Alnuweiri, Sadiq M. Sait
Efficient network folding techniques for routing permutations in VLSI. 254-263 - Paul Day, John V. Woods
Investigation into micropipeline latch design styles. 264-272 - Timothy M. Burks, Karem A. Sakallah, Trevor N. Mudge:
Critical paths in circuits with level-sensitive latches. 273-291 - Vojin G. Oklobdzija, David Villeger:
Improving multiplier design by using improved column compression tree and optimized final adder in CMOS technology. 292-301 - Jing-Jou Tang, Kuen-Jong Lee, Bin-Da Liu:
A practical current sensing technique for IDDQ testing. 302-310 - Qingjian Yu, Ernest S. Kuh:
Exact moment matching model of transmission lines and application to interconnect delay estimation. 311-322 - Hyunchul Shin, Chunghee Kim:
Performance-oriented technology mapping for LUT-based FPGA's. 323-327 - Uming Ko, T. Balsara, Wai Lee:
Low-power design techniques for high-performance CMOS adders. 327-333 - Elizabeth M. Rudnick, Vivek Chickermane, Prithviraj Banerjee, Janak H. Patel:
Sequential circuit testability enhancement using a nonscan approach. 333-338 - Shih-Lien Lu:
Implementation of micropipelines in enable/disable CMOS differential logic. 338-341
Volume 3, Number 3, September 1995
- M. F. Mar, Robert W. Brodersen:
A design system for on-chip oversampling A/D interfaces. 345-354 - Kayhan Küçükçakar, Alice C. Parker:
A methodology and design tools to support system-level VLSI design. 355-369 - Chih-Ming Chang, Shih-Lien Lu:
Design of a static MIMD data flow processor using micropipelines. 370-378 - Minjoong Rim
Global scheduling with code-motions for high-level synthesis applications. 379-392 - Duen-Jeng Wang, Yu Hen Hu:
Multiprocessor implementation of real-time DSP algorithms. 393-403 - Chi-Ying Tsui
Power estimation methods for sequential logic circuits. 404-416 - Brian A. A. Antao, Arthur J. Brodersen:
Behavioral simulation for analog system design verification. 417-429 - Weiping Shi, W. Kent Fuchs:
Optimal interconnect diagnosis of wiring networks. 430-436 - Shaahin Hessabi
Differential BiCMOS logic circuits: fault characterization and design-for-testability. 437-445 - Wen-Ben Jone, Paresh Gondalia, Allan Gutjahr:
Realizing a high measure of confidence for defect level analysis of random testing [VLSI]. 446-450 - Uming Ko, Poras T. Balsara:
Short-circuit power driven gate sizing technique for reducing power dissipation. 450-455 - Toshiaki Miyazaki, Hiroshi Nakada, Akihiro Tsutsui, Kazuhisa Yamada, Naohisa Ohta:
Performance improvement technique for synchronous circuits realized as LUT-based FPGAs. 455-459 - Frank Vahid, Daniel D. Gajski:
Incremental hardware estimation during hardware/software functional partitioning. 459-464 - Alessandro De Gloria, Mauro Olivieri
Efficient semicustom micropipeline design. 464-469
Volume 3, Number 4, December 1995
- Carl Ebeling, Larry McMurchie, Scott Hauck, Steven M. Burns:
Placement and routing tools for the Triptych FPGA. 473-482 - Jie Gong, Daniel D. Gajski, Alexandru Nicolau:
Performance evaluation for application-specific architectures. 483-490 - Gaetano Borriello, Carl Ebeling, Scott Hauck, Steven M. Burns:
The Triptych FPGA architecture. 491-501 - William Fornaciari
A new architecture for the automatic design of custom digital neural network. 502-506
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-10-31 20:04 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: