<?xml version="1.0"?>
<dblpperson name="Vishal Suthar" pid="89/3869" n="7">
<person key="homepages/89/3869" mdate="2009-06-10">
<author pid="89/3869">Vishal Suthar</author>
</person>
<r><inproceedings key="conf/ic3i/SutharBRASS22" mdate="2024-10-06">
<author orcid="0000-0002-9032-0715" pid="89/3869">Vishal Suthar</author>
<author orcid="0000-0001-9000-6841" pid="34/2949">Vipul Bansal</author>
<author pid="343/3587">Ch. Srinivasa Reddy</author>
<author pid="340/2910">Jos&#233; Luis Arias-Gonz&#225;les</author>
<author orcid="0000-0002-4062-0576" pid="35/10463">Devendra Singh</author>
<author pid="179/9541">Devesh Pratap Singh</author>
<title>Machine Learning Adoption in Blockchain-Based Smart Applications.</title>
<pages>372-378</pages>
<year>2022</year>
<booktitle>IC3I</booktitle>
<ee>https://doi.org/10.1109/IC3I56241.2022.10072980</ee>
<crossref>conf/ic3i/2022</crossref>
<url>db/conf/ic3i/ic3i2022.html#SutharBRASS22</url>
</inproceedings>
</r>
<r><article key="journals/tcad/DuttVS08" mdate="2020-09-24">
<author pid="d/ShantanuDutt">Shantanu Dutt</author>
<author pid="38/1799">Vinay Verma</author>
<author pid="89/3869">Vishal Suthar</author>
<title>Built-in-Self-Test of FPGAs With Provable Diagnosabilities and High Diagnostic Coverage With Application to Online Testing.</title>
<pages>309-326</pages>
<year>2008</year>
<volume>27</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>2</number>
<ee>https://doi.org/10.1109/TCAD.2007.906992</ee>
<url>db/journals/tcad/tcad27.html#DuttVS08</url>
</article>
</r>
<r><inproceedings key="conf/date/SutharD06" mdate="2023-03-24">
<author pid="89/3869">Vishal Suthar</author>
<author pid="d/ShantanuDutt">Shantanu Dutt</author>
<title>Efficient on-line interconnect testing in FPGAs with provable detectability for multiple faults.</title>
<pages>1165-1170</pages>
<year>2006</year>
<crossref>conf/date/2006p</crossref>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.1109/DATE.2006.244017</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/DATE.2006.244017</ee>
<ee>http://dl.acm.org/citation.cfm?id=1131803</ee>
<url>db/conf/date/date2006p.html#SutharD06</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/DuttRYS06" mdate="2023-03-24">
<author pid="d/ShantanuDutt">Shantanu Dutt</author>
<author pid="04/4422">Huan Ren</author>
<author pid="44/6868">Fenghua Yuan</author>
<author pid="89/3869">Vishal Suthar</author>
<title>A network-flow approach to timing-driven incremental placement for ASICs.</title>
<pages>375-382</pages>
<year>2006</year>
<crossref>conf/iccad/2006</crossref>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1145/1233501.1233577</ee>
<ee>https://doi.org/10.1109/ICCAD.2006.320061</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ICCAD.2006.320061</ee>
<url>db/conf/iccad/iccad2006.html#DuttRYS06</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vts/SutharD06" mdate="2023-03-24">
<author pid="89/3869">Vishal Suthar</author>
<author pid="d/ShantanuDutt">Shantanu Dutt</author>
<title>Mixed PLB and Interconnect BIST for FPGAs Without Fault-Free Assumptions.</title>
<pages>36-43</pages>
<year>2006</year>
<crossref>conf/vts/2006</crossref>
<booktitle>VTS</booktitle>
<ee>https://doi.org/10.1109/VTS.2006.47</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/VTS.2006.47</ee>
<url>db/conf/vts/vts2006.html#SutharD06</url>
</inproceedings>
</r>
<r><inproceedings key="conf/glvlsi/SutharD05" mdate="2018-11-06">
<author pid="89/3869">Vishal Suthar</author>
<author pid="d/ShantanuDutt">Shantanu Dutt</author>
<title>High-diagnosability online built-in self-test of FPGAs via iterative bootstrapping.</title>
<pages>78-83</pages>
<year>2005</year>
<crossref>conf/glvlsi/2005</crossref>
<booktitle>ACM Great Lakes Symposium on VLSI</booktitle>
<ee>https://doi.org/10.1145/1057661.1057682</ee>
<url>db/conf/glvlsi/glvlsi2005.html#SutharD05</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/VermaDS04" mdate="2018-11-06">
<author pid="38/1799">Vinay Verma</author>
<author pid="d/ShantanuDutt">Shantanu Dutt</author>
<author pid="89/3869">Vishal Suthar</author>
<title>Efficient on-line testing of FPGAs with provable diagnosabilities.</title>
<pages>498-503</pages>
<year>2004</year>
<crossref>conf/dac/2004</crossref>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/996566.996705</ee>
<url>db/conf/dac/dac2004.html#VermaDS04</url>
</inproceedings>
</r>
<coauthors n="9" nc="2">
<co c="0"><na f="a/Arias=Gonz=aacute=les:Jos=eacute=_Luis" pid="340/2910">Jos&#233; Luis Arias-Gonz&#225;les</na></co>
<co c="0"><na f="b/Bansal:Vipul" pid="34/2949">Vipul Bansal</na></co>
<co c="1"><na f="d/Dutt:Shantanu" pid="d/ShantanuDutt">Shantanu Dutt</na></co>
<co c="0"><na f="r/Reddy:Ch=_Srinivasa" pid="343/3587">Ch. Srinivasa Reddy</na></co>
<co c="1"><na f="r/Ren:Huan" pid="04/4422">Huan Ren</na></co>
<co c="0"><na f="s/Singh:Devendra" pid="35/10463">Devendra Singh</na></co>
<co c="0"><na f="s/Singh:Devesh_Pratap" pid="179/9541">Devesh Pratap Singh</na></co>
<co c="1"><na f="v/Verma:Vinay" pid="38/1799">Vinay Verma</na></co>
<co c="1"><na f="y/Yuan:Fenghua" pid="44/6868">Fenghua Yuan</na></co>
</coauthors>
</dblpperson>

