"Proofs: A Fast, Memory Efficient Sequential Circuit Fault Simulator."

Thomas M. Niermann, Wu-Tung Cheng, Janak H. Patel (1990)

Details and statistics

DOI: 10.1145/123186.123396

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.