"A 0.16pJ/Conversion-Step 2.5mW 1.25GS/s 4b ADC in a 90nm Digital CMOS Process."

Geert Van der Plas, Stefaan Decoutere, Stéphane Donnay (2006)

Details and statistics

DOI: 10.1109/ISSCC.2006.1696294

access: closed

type: Conference or Workshop Paper

metadata version: 2020-06-15

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.