default search action

combined dblp search
author search
venue search
publication search

ask others

"A 7.4-to-14GHz PLL with 54fsrms jitter in 16nm FinFET for integrated ..."

Didem Turker et al. (2018)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2018.8310342

access: closed

type: Conference or Workshop Paper

metadata version: 2021-04-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/TurkerBUVCMEFFC18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/TurkerBUVCMEFFC18
Didem Turker, Ade Bekele, Parag Upadhyaya, Bob Verbruggen, Ying Cao, Shaojun Ma, Christophe Erdmann, Brendan Farley, Yohan Frans, Ken Chang:
A 7.4-to-14GHz PLL with 54fsrms jitter in 16nm FinFET for integrated RF-data-converter SoCs. ISSCC 2018: 378-380

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.