default search action

combined dblp search
author search
venue search
publication search

ask others

"14.3 A 3nm Adaptive Clock Duty-Cycle Controller for Mitigating ..."

Daniel Yingling et al. (2024)

> Home

Details and statistics

DOI: 10.1109/ISSCC49657.2024.10454421

access: closed

type: Conference or Workshop Paper

metadata version: 2024-03-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/YinglingPVPJCHVCKSB24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/YinglingPVPJCHVCKSB24
Daniel Yingling, Yimai Peng, Robert Vachon, Dipti Pal, Sagar Jariwala, Felipe G. Cabral, Jason Hu, Rajan Verma, Vamshidhar Chiranji, Anil Kumar, Santanu Sarma, Keith A. Bowman:
14.3 A 3nm Adaptive Clock Duty-Cycle Controller for Mitigating Aging-Induced Clock Duty-Cycle Distortion. ISSCC 2024: 258-260

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.