default search action

combined dblp search
author search
venue search
publication search

ask others

"A 16-bit x 16-bit 1.2 μ CMOS multiplier with low latency vector merging."

W. Amendola Jr., Hosahalli R. Srinivas, Keshab K. Parhi (1995)

> Home

Details and statistics

DOI: 10.1109/ICVD.1995.512146

access: closed

type: Conference or Workshop Paper

metadata version: 2024-08-04

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/AmendolaSP95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/AmendolaSP95
W. Amendola Jr., Hosahalli R. Srinivas, Keshab K. Parhi:
A 16-bit x 16-bit 1.2 μ CMOS multiplier with low latency vector merging. VLSI Design 1995: 398-402

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.