default search action

combined dblp search
author search
venue search
publication search

ask others

"A Scalable and Modular Architecture for High-Performance Packet ..."

Thilan Ganegedara, Weirong Jiang, Viktor K. Prasanna (2014)

> Home

Details and statistics

DOI: 10.1109/TPDS.2013.261

access: closed

type: Journal Article

metadata version: 2020-10-02

- view
  authority control:
- export record
  dblp key:
  - journals/tpds/GanegedaraJP14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tpds/GanegedaraJP14
Thilan Ganegedara, Weirong Jiang, Viktor K. Prasanna:
A Scalable and Modular Architecture for High-Performance Packet Classification. IEEE Trans. Parallel Distributed Syst. 25(5): 1135-1144 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.