default search action

combined dblp search
author search
venue search
publication search

ask others

"Accelerating the SM3 hash algorithm with CPU-FPGA Co-Designed architecture."

Xiaoying Huang et al. (2021)

> Home

Details and statistics

DOI: 10.1049/CDT2.12034

access: open

type: Journal Article

metadata version: 2022-02-08

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/iet-cdt/HuangGSZ21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/iet-cdt/HuangGSZ21
Xiaoying Huang, Zhichuan Guo, Mangu Song, Xuewen Zeng:
Accelerating the SM3 hash algorithm with CPU-FPGA Co-Designed architecture. IET Comput. Digit. Tech. 15(6): 427-436 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.