default search action

combined dblp search
author search
venue search
publication search

ask others

"Delay/Power Modeling and Optimization of FinFET Circuit Modules under PVT ..."

Aoxiang Tang et al. (2016)

> Home

Details and statistics

DOI: 10.1145/2795231

access: closed

type: Journal Article

metadata version: 2020-06-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jetc/TangGCJ16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jetc/TangGCJ16
Aoxiang Tang, Xun Gao, Lung-Yen Chen, Niraj K. Jha:
Delay/Power Modeling and Optimization of FinFET Circuit Modules under PVT Variations: Observing the Trends between the 22nm and 14nm Technology Nodes. ACM J. Emerg. Technol. Comput. Syst. 12(4): 42:1-42:21 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.