default search action

combined dblp search
author search
venue search
publication search

ask others

"A 290-mV, 3.34-MHz, 6T SRAM With pMOS Access Transistors and Boosted ..."

Morteza Nabavi, Manoj Sachdev (2018)

> Home

Details and statistics

DOI: 10.1109/JSSC.2017.2747151

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/NabaviS18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/NabaviS18
Morteza Nabavi, Manoj Sachdev:
A 290-mV, 3.34-MHz, 6T SRAM With pMOS Access Transistors and Boosted Wordline in 65-nm CMOS Technology. IEEE J. Solid State Circuits 53(2): 656-667 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.