default search action
IEEE Embedded Systems Letters, Volume 14
Volume 14, Number 1, March 2022
- Preeti Ranjan Panda
:
Editorial. 1-2 - Sofiane Chetoui
CasCon: Cascaded Thermal and Electrical Current Throttling for Mobile Devices. 3-6 - Liu Yang, Qi Wang, Qianhui Li, Xiaolei Yu, Jing He, Zongliang Huo
Gradual Channel Estimation Method for TLC NAND Flash Memory. 7-10 - Wei Chen
Compilation of Parallel Data Access for Vector Processor in Radio Base Stations. 11-14 - Eunjin Jeong
Deep Learning Inference Parallelization on Heterogeneous Processors With TensorRT. 15-18 - Francisco Pajuelo-Holguera
Fast Montgomery Modular Multiplier Using FPGAs. 19-22 - Liping Wang, Saideep Tiku
CHISEL: Compression-Aware High-Accuracy Embedded Indoor Localization With Deep Learning. 23-26 - Mohammed Zubair M. Shamim
Diagnostic Accuracy of Smartphone-Connected Electrophysiological Biosensors for Prediction of Blood Glucose Level in a Type-2 Diabetic Patient Using Machine Learning: A Pilot Study. 27-30 - Raja Sekar Kumaresan
High-Speed Serial-Parallel Multiplier in Quantum-Dot Cellular Automata. 31-34 - Ali Zahir
Efficient Leading Zero Count (LZC) Implementations for Xilinx FPGAs. 35-38 - Mohammad Ashjaei
Implications of Various Preemption Configurations in TSN Networks. 39-42 - Michael Barrow
A Remote Control System for Emergency Ventilators During SARS-CoV-2. 43-46 - Mahmood Rafiee
High-Performance 1-Bit Full Adder With Excellent Driving Capability for Multistage Structures. 47-50 - A. Alper Goksoy
DAS: Dynamic Adaptive Scheduling for Energy-Efficient Heterogeneous SoCs. 51-54
Volume 14, Number 2, June 2022
- Hoon Sung Chwa
Infeasibility Test for Fixed-Priority Scheduling on Multiprocessor Platforms. 55-58 - Uppugunduru Anil Kumar
Low-Power Compressor-Based Approximate Multipliers With Error Correcting Module. 59-62 - Muhammad Irfan
Comp-TCAM: An Adaptable Composite Ternary Content-Addressable Memory on FPGAs. 63-66 - Surajit Das
Arc Model and DDG: Deadlock Avoidance and Detection in Torus NoC. 67-70 - Prabuddha Chakraborty
HASTE: Software Security Analysis for Timing Attacks on Clear Hardware Assumption. 71-74 - Thomas Newton
Machine Learning for Sensor Transducer Conversion Routines. 75-78 - Luca Cassano
Design of Fault-Tolerant Distributed Cyber-Physical Systems for Smart Environments. 79-82 - Myungsun Kim
Guaranteeing That Multilevel Prioritized DNN Models on an Embedded GPU Have Inference Performance Proportional to Respective Priorities. 83-86 - Seongtae Lee, Sanghyeok Park, Jinkyu Lee
Improved Low Time-Complexity Schedulability Test for Nonpreemptive EDF on a Multiprocessor. 87-90 - Boris Dreyer
Call String Sensitivity for Hardware-Based Hybrid WCET Analysis. 91-94 - Ming Ling
A Quantitative Analysis and Optimization on the Cache Behavior Influenced by Literal Pools. 95-98 - Ignacio M. Delgado-Lozano
Gate-Level Design Methodology for Side-Channel Resistant Logic Styles Using TFETs. 99-102 - Nikhil Rangarajan
SuperVAULT: Superparamagnetic Volatile Auxiliary Tamper-Proof Storage. 103-106 - Giulio Galderisi
Reconfigurable Field Effect Transistors Design Solutions for Delay-Invariant Logic Gates. 107-110
Volume 14, Number 3, September 2022
- Caleb Beckwith, Harsh Sankar Naicker
Needle in a Haystack: Detecting Subtle Malicious Edits to Additive Manufacturing G-Code Files. 111-114 - Harsh Srivastava
Determination of Fiber Content in 3-D Printed Composite Parts Using Image Analysis. 115-118 - Sangeun Oh
Supporting Safe Priority Adjustment for Software-Defined Real-Time Networking. 119-122 - Zhenwei Dai, Anshumali Shrivastava, Pedro Reviriego
Optimizing Learned Bloom Filters: How Much Should Be Learned? 123-126 - Priyanka Panigrahi
Secure Register Allocation for Trusted Code Generation. 127-130 - Rijoy Mukherjee
Novel Hardware Trojan Attack on Activation Parameters of FPGA-Based DNN Accelerators. 131-134 - Jennifer Switzer
Renée: New Life for Old Phones. 135-138 - Ebelechukwu Esimai
Flexible Active-Passive and Push-Pull Protocols. 139-142 - Yong Zheng
mTREE: A Customized Multicast-Enabled Tree-Based Network on Chip for AI Chips. 143-146 - Kris Nikov
Robust and Accurate Fine-Grain Power Models for Embedded Systems With No On-Chip PMU. 147-150 - Prabuddha Chakraborty
ARTS: A Framework for AI-Rooted IoT System Design Automation. 151-154 - Hang Xiao
Fast and High-Accuracy Approximate MAC Unit Design for CNN Computing. 155-158 - C. M. Krishna
Global Voltage Scaling Across Multiple Cores for Real-Time Workloads. 159-162
Volume 14, Number 4, December 2022
- Lin Bai
Enabling 3-D Object Detection With a Low-Resolution LiDAR. 163-166 - Sudeep Pasricha
Embedded Systems Education: Experiences With Application-Driven Pedagogy. 167-170 - Hongge Li
Hybrid Logic Computing of Binary and Stochastic. 171-174 - Uday Mallappa
Joint Application-Aware Oblivious Routing and Static Virtual Channel Allocation. 175-178 - Liu Yang, Qi Wang, Qianhui Li, Xiaolei Yu
Reduce Refresh Operations on 3-D TLC nand Flash System via Wordline (WL) Interference. 179-182 - Mohammed Zubair M. Shamim
Hardware Deployable Edge-AI Solution for Prescreening of Oral Tongue Lesions Using TinyML on Embedded Devices. 183-186 - Yunho Oh
CASH-RF: A Compiler-Assisted Hierarchical Register File in GPUs. 187-190 - Feng Min
Dadu-SV: Accelerate Stereo Vision Processing on NPU. 191-194 - Sören Tempel
Towards Quantification and Visualization of the Effects of Concretization During Concolic Testing. 195-198 - Minh Tri Le
Lightweight Robotic Grasping Model Based on Template Matching and Depth Image. 199-202 - Yi Liu, Rujia Guo
A Q-Learning-Based Fault-Tolerant and Congestion-Aware Adaptive Routing Algorithm for Networks-on-Chip. 203-206
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-04 20:47 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: