TSVs-aware floorplanning for 3D integrated circuit - Jieliang Lu; Qin Wang; Jing Xie; Zhigang Mao (IEEE 10th International Conference on ASIC, ASICON 2013, Shenzhen, China, October 28-31, 2013, 2013)