default search action

combined dblp search
author search
venue search
publication search

ask others

"A fault-tolerant network-on-chip design using dynamic reconfiguration of ..."

Zhiliang Qian, Ying Fei Teh, Chi-Ying Tsui (2011)

> Home

Details and statistics

DOI: 10.1109/VLSISOC.2011.6081674

access: closed

type: Conference or Workshop Paper

metadata version: 2017-06-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsi/QianTT11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/QianTT11
Zhiliang Qian, Ying Fei Teh, Chi-Ying Tsui:
A fault-tolerant network-on-chip design using dynamic reconfiguration of partial-faulty routing resources. VLSI-SoC 2011: 192-195

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.