default search action

combined dblp search
author search
venue search
publication search

ask others

"A digital peak current delay compensation for primary-side regulation ..."

Chun-Ping Niou, Chien-Hung Tsai, Ta-Jin Chen (2018)

> Home

Details and statistics

DOI: 10.1109/VLSI-DAT.2018.8373260

access: closed

type: Conference or Workshop Paper

metadata version: 2018-06-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsi-dat/NiouTC18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi-dat/NiouTC18
Chun-Ping Niou, Chien-Hung Tsai, Ta-Jin Chen:
A digital peak current delay compensation for primary-side regulation flyback adapter. VLSI-DAT 2018: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.