default search action

combined dblp search
author search
venue search
publication search

ask others

Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID

"Relaxed Simulated Tempering for VLSI Floorplan Designs."

Jason Cong et al. (1999)

> Home

Details and statistics

DOI: 10.1109/ASPDAC.1999.759698

access: closed

type: Conference or Workshop Paper

metadata version: 2024-08-04

- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/CongKXLLW99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/CongKXLLW99
Jason Cong, Tianming Kong, Dongmin Xu, Faming Liang, Jun S. Liu, Wing Hung Wong:
Relaxed Simulated Tempering for VLSI Floorplan Designs. ASP-DAC 1999: 13-16

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.